diff --git a/.DS_Store b/.DS_Store
index d7af12d..a29c04c 100644
Binary files a/.DS_Store and b/.DS_Store differ
diff --git a/.cproject b/.cproject
new file mode 100644
index 0000000..5ceca99
--- /dev/null
+++ b/.cproject
@@ -0,0 +1,185 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/.mxproject b/.mxproject
new file mode 100644
index 0000000..664e56c
--- /dev/null
+++ b/.mxproject
@@ -0,0 +1,25 @@
+[PreviousLibFiles]
+LibFiles=Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h;Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h;Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h;Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h;Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h;Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h;Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/tz_context.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_armv8mbl.h;
+
+[PreviousUsedCubeIDEFiles]
+SourceFiles=Core/Src/main.c;Core/Src/stm32f1xx_it.c;Core/Src/stm32f1xx_hal_msp.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c;Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c;Core/Src/system_stm32f1xx.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c;Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c;Core/Src/system_stm32f1xx.c;;;
+HeaderPath=Drivers/STM32F1xx_HAL_Driver/Inc;Drivers/STM32F1xx_HAL_Driver/Inc/Legacy;Drivers/CMSIS/Device/ST/STM32F1xx/Include;Drivers/CMSIS/Include;Core/Inc;
+CDefines=USE_HAL_DRIVER;STM32F103xE;USE_HAL_DRIVER;USE_HAL_DRIVER;
+
+[PreviousGenFiles]
+AdvancedFolderStructure=true
+HeaderFileListSize=3
+HeaderFiles#0=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Inc/stm32f1xx_it.h
+HeaderFiles#1=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Inc/stm32f1xx_hal_conf.h
+HeaderFiles#2=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Inc/main.h
+HeaderFolderListSize=1
+HeaderPath#0=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Inc
+HeaderFiles=;
+SourceFileListSize=3
+SourceFiles#0=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Src/stm32f1xx_it.c
+SourceFiles#1=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Src/stm32f1xx_hal_msp.c
+SourceFiles#2=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Src/main.c
+SourceFolderListSize=1
+SourcePath#0=/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/Core/Src
+SourceFiles=;
+
diff --git a/.project b/.project
new file mode 100644
index 0000000..754db7a
--- /dev/null
+++ b/.project
@@ -0,0 +1,32 @@
+
+
+ m3s
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ com.st.stm32cube.ide.mcu.MCUProjectNature
+ com.st.stm32cube.ide.mcu.MCUCubeProjectNature
+ org.eclipse.cdt.core.cnature
+ com.st.stm32cube.ide.mcu.MCUCubeIdeServicesRevAev2ProjectNature
+ com.st.stm32cube.ide.mcu.MCUAdvancedStructureProjectNature
+ com.st.stm32cube.ide.mcu.MCUSingleCpuProjectNature
+ com.st.stm32cube.ide.mcu.MCURootProjectNature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/.settings/language.settings.xml b/.settings/language.settings.xml
new file mode 100644
index 0000000..cfe68da
--- /dev/null
+++ b/.settings/language.settings.xml
@@ -0,0 +1,27 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/.settings/org.eclipse.cdt.codan.core.prefs b/.settings/org.eclipse.cdt.codan.core.prefs
new file mode 100644
index 0000000..2e279ce
--- /dev/null
+++ b/.settings/org.eclipse.cdt.codan.core.prefs
@@ -0,0 +1,74 @@
+com.st.stm32cube.ide.mcu.ide.oss.source.checker.libnano.problem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Float formatting support\\")"}
+eclipse.preferences.version=1
+org.eclipse.cdt.codan.checkers.errnoreturn.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"No return\\")",implicit\=>false}
+org.eclipse.cdt.codan.checkers.errreturnvalue.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Unused return value\\")"}
+org.eclipse.cdt.codan.checkers.localvarreturn=-Warning
+org.eclipse.cdt.codan.checkers.localvarreturn.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Returning the address of a local variable\\")"}
+org.eclipse.cdt.codan.checkers.nocommentinside.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Nesting comments\\")"}
+org.eclipse.cdt.codan.checkers.nolinecomment.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Line comments\\")"}
+org.eclipse.cdt.codan.checkers.noreturn.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"No return value\\")",implicit\=>false}
+org.eclipse.cdt.codan.internal.checkers.AbstractClassCreation.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Abstract class cannot be instantiated\\")"}
+org.eclipse.cdt.codan.internal.checkers.AmbiguousProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Ambiguous problem\\")"}
+org.eclipse.cdt.codan.internal.checkers.AssignmentInConditionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Assignment in condition\\")"}
+org.eclipse.cdt.codan.internal.checkers.AssignmentToItselfProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Assignment to itself\\")"}
+org.eclipse.cdt.codan.internal.checkers.BlacklistProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.BlacklistProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Function or method is blacklisted\\")",blacklist\=>()}
+org.eclipse.cdt.codan.internal.checkers.CStyleCastProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.CStyleCastProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"C-Style cast instead of C++ cast\\")",checkMacro\=>true}
+org.eclipse.cdt.codan.internal.checkers.CaseBreakProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"No break at end of case\\")",no_break_comment\=>"no break",last_case_param\=>false,empty_case_param\=>false,enable_fallthrough_quickfix_param\=>false}
+org.eclipse.cdt.codan.internal.checkers.CatchByReference.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Catching by reference is recommended\\")",unknown\=>false,exceptions\=>()}
+org.eclipse.cdt.codan.internal.checkers.CircularReferenceProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Circular inheritance\\")"}
+org.eclipse.cdt.codan.internal.checkers.ClassMembersInitialization.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Class members should be properly initialized\\")",skip\=>true}
+org.eclipse.cdt.codan.internal.checkers.CopyrightProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.CopyrightProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Lack of copyright information\\")",regex\=>".*Copyright.*"}
+org.eclipse.cdt.codan.internal.checkers.DecltypeAutoProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Invalid 'decltype(auto)' specifier\\")"}
+org.eclipse.cdt.codan.internal.checkers.FieldResolutionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Field cannot be resolved\\")"}
+org.eclipse.cdt.codan.internal.checkers.FloatCompareProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.FloatCompareProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Direct float comparison\\")"}
+org.eclipse.cdt.codan.internal.checkers.FunctionResolutionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Function cannot be resolved\\")"}
+org.eclipse.cdt.codan.internal.checkers.GotoStatementProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.GotoStatementProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Goto statement used\\")"}
+org.eclipse.cdt.codan.internal.checkers.InvalidArguments.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Invalid arguments\\")"}
+org.eclipse.cdt.codan.internal.checkers.InvalidTemplateArgumentsProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Invalid template argument\\")"}
+org.eclipse.cdt.codan.internal.checkers.LabelStatementNotFoundProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Label statement not found\\")"}
+org.eclipse.cdt.codan.internal.checkers.MagicNumberProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.MagicNumberProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Avoid magic numbers\\")",checkArray\=>true,checkOperatorParen\=>true,exceptions\=>(1,0,-1,2,1.0,0.0,-1.0)}
+org.eclipse.cdt.codan.internal.checkers.MemberDeclarationNotFoundProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Member declaration not found\\")"}
+org.eclipse.cdt.codan.internal.checkers.MethodResolutionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Method cannot be resolved\\")"}
+org.eclipse.cdt.codan.internal.checkers.MissCaseProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.MissCaseProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Missing cases in switch\\")"}
+org.eclipse.cdt.codan.internal.checkers.MissDefaultProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.MissDefaultProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Missing default in switch\\")",defaultWithAllEnums\=>false}
+org.eclipse.cdt.codan.internal.checkers.MissReferenceProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.MissReferenceProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Missing reference return value in assignment operator\\")"}
+org.eclipse.cdt.codan.internal.checkers.MissSelfCheckProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.MissSelfCheckProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Missing self check in assignment operator\\")"}
+org.eclipse.cdt.codan.internal.checkers.MultipleDeclarationsProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.MultipleDeclarationsProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Multiple variable declaration\\")"}
+org.eclipse.cdt.codan.internal.checkers.NamingConventionFunctionChecker.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Name convention for function\\")",pattern\=>"^[a-z]",macro\=>true,exceptions\=>()}
+org.eclipse.cdt.codan.internal.checkers.NoDiscardProblem=Warning
+org.eclipse.cdt.codan.internal.checkers.NoDiscardProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Return value not evaluated\\")",macro\=>true}
+org.eclipse.cdt.codan.internal.checkers.NonVirtualDestructorProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Class has a virtual method and non-virtual destructor\\")"}
+org.eclipse.cdt.codan.internal.checkers.OverloadProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Invalid overload\\")"}
+org.eclipse.cdt.codan.internal.checkers.RedeclarationProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Invalid redeclaration\\")"}
+org.eclipse.cdt.codan.internal.checkers.RedefinitionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Invalid redefinition\\")"}
+org.eclipse.cdt.codan.internal.checkers.ReturnStyleProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Return with parenthesis\\")"}
+org.eclipse.cdt.codan.internal.checkers.ScanfFormatStringSecurityProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Format String Vulnerability\\")"}
+org.eclipse.cdt.codan.internal.checkers.ShallowCopyProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.ShallowCopyProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Miss copy constructor or assignment operator\\")",onlynew\=>false}
+org.eclipse.cdt.codan.internal.checkers.StatementHasNoEffectProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Statement has no effect\\")",macro\=>true,exceptions\=>()}
+org.eclipse.cdt.codan.internal.checkers.StaticVariableInHeaderProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.StaticVariableInHeaderProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Static variable in header file\\")"}
+org.eclipse.cdt.codan.internal.checkers.SuggestedParenthesisProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Suggested parenthesis around expression\\")",paramNot\=>false}
+org.eclipse.cdt.codan.internal.checkers.SuspiciousSemicolonProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Suspicious semicolon\\")",else\=>false,afterelse\=>false}
+org.eclipse.cdt.codan.internal.checkers.SymbolShadowingProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.SymbolShadowingProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Symbol shadowing\\")",paramFuncParameters\=>true}
+org.eclipse.cdt.codan.internal.checkers.TypeResolutionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Type cannot be resolved\\")"}
+org.eclipse.cdt.codan.internal.checkers.UnusedFunctionDeclarationProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Unused function declaration\\")",macro\=>true}
+org.eclipse.cdt.codan.internal.checkers.UnusedStaticFunctionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Unused static function\\")",macro\=>true}
+org.eclipse.cdt.codan.internal.checkers.UnusedVariableDeclarationProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Unused variable declaration in file scope\\")",macro\=>true,exceptions\=>("@(\#)","$Id")}
+org.eclipse.cdt.codan.internal.checkers.UsingInHeaderProblem=-Warning
+org.eclipse.cdt.codan.internal.checkers.UsingInHeaderProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Using directive in header\\")"}
+org.eclipse.cdt.codan.internal.checkers.VariableResolutionProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Symbol is not resolved\\")"}
+org.eclipse.cdt.codan.internal.checkers.VirtualMethodCallProblem=-Error
+org.eclipse.cdt.codan.internal.checkers.VirtualMethodCallProblem.params={launchModes\=>{RUN_ON_FULL_BUILD\=>true,RUN_ON_INC_BUILD\=>true,RUN_ON_FILE_OPEN\=>false,RUN_ON_FILE_SAVE\=>false,RUN_AS_YOU_TYPE\=>true,RUN_ON_DEMAND\=>true},suppression_comment\=>"@suppress(\\"Virtual method call in constructor/destructor\\")"}
diff --git a/.settings/org.eclipse.cdt.core.prefs b/.settings/org.eclipse.cdt.core.prefs
new file mode 100644
index 0000000..c8ec5df
--- /dev/null
+++ b/.settings/org.eclipse.cdt.core.prefs
@@ -0,0 +1,6 @@
+doxygen/doxygen_new_line_after_brief=true
+doxygen/doxygen_use_brief_tag=false
+doxygen/doxygen_use_javadoc_tags=true
+doxygen/doxygen_use_pre_tag=false
+doxygen/doxygen_use_structural_commands=false
+eclipse.preferences.version=1
diff --git a/.settings/org.eclipse.core.resources.prefs b/.settings/org.eclipse.core.resources.prefs
new file mode 100644
index 0000000..9f0c098
--- /dev/null
+++ b/.settings/org.eclipse.core.resources.prefs
@@ -0,0 +1,2 @@
+eclipse.preferences.version=1
+encoding/=GB2312
diff --git a/.settings/stm32cubeide.project.prefs b/.settings/stm32cubeide.project.prefs
new file mode 100644
index 0000000..767ab1b
--- /dev/null
+++ b/.settings/stm32cubeide.project.prefs
@@ -0,0 +1,4 @@
+66BE74F758C12D739921AEA421D593D3=3
+8DF89ED150041C4CBC7CB9A9CAA90856=E458F13A42239457B89B956144879229
+DC22A860405A8BF2F2C095E5B6529F12=E458F13A42239457B89B956144879229
+eclipse.preferences.version=1
diff --git a/Core/Inc/main.h b/Core/Inc/main.h
index e09b4d3..4de2e32 100644
--- a/Core/Inc/main.h
+++ b/Core/Inc/main.h
@@ -58,6 +58,8 @@ void Error_Handler(void);
/* USER CODE END EFP */
/* Private defines -----------------------------------------------------------*/
+#define LCD_BL_Pin GPIO_PIN_0
+#define LCD_BL_GPIO_Port GPIOB
/* USER CODE BEGIN Private defines */
/* USER CODE END Private defines */
diff --git a/Core/Inc/stm32f1xx_hal_conf.h b/Core/Inc/stm32f1xx_hal_conf.h
index 5d9f0b3..cef193b 100644
--- a/Core/Inc/stm32f1xx_hal_conf.h
+++ b/Core/Inc/stm32f1xx_hal_conf.h
@@ -44,7 +44,7 @@
/*#define HAL_DMA_MODULE_ENABLED */
/*#define HAL_ETH_MODULE_ENABLED */
/*#define HAL_FLASH_MODULE_ENABLED */
-/*#define HAL_GPIO_MODULE_ENABLED */
+#define HAL_GPIO_MODULE_ENABLED
/*#define HAL_I2C_MODULE_ENABLED */
/*#define HAL_I2S_MODULE_ENABLED */
/*#define HAL_IRDA_MODULE_ENABLED */
@@ -62,7 +62,7 @@
/*#define HAL_SDRAM_MODULE_ENABLED */
/*#define HAL_SMARTCARD_MODULE_ENABLED */
/*#define HAL_SPI_MODULE_ENABLED */
-/*#define HAL_SRAM_MODULE_ENABLED */
+#define HAL_SRAM_MODULE_ENABLED
/*#define HAL_TIM_MODULE_ENABLED */
/*#define HAL_UART_MODULE_ENABLED */
/*#define HAL_USART_MODULE_ENABLED */
diff --git a/Core/Src/main.c b/Core/Src/main.c
index d6dc526..93452c2 100644
--- a/Core/Src/main.c
+++ b/Core/Src/main.c
@@ -22,7 +22,7 @@
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
-
+#include "Main_APP.h"
/* USER CODE END Includes */
/* Private typedef -----------------------------------------------------------*/
@@ -40,6 +40,7 @@
/* USER CODE END PM */
/* Private variables ---------------------------------------------------------*/
+SRAM_HandleTypeDef hsram1;
/* USER CODE BEGIN PV */
@@ -47,6 +48,8 @@
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+static void MX_FSMC_Init(void);
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */
@@ -83,8 +86,10 @@ int main(void)
/* USER CODE END SysInit */
/* Initialize all configured peripherals */
+ MX_GPIO_Init();
+ MX_FSMC_Init();
/* USER CODE BEGIN 2 */
-
+ main_app();
/* USER CODE END 2 */
/* Infinite loop */
@@ -110,10 +115,13 @@ void SystemClock_Config(void)
/** Initializes the RCC Oscillators according to the specified parameters
* in the RCC_OscInitTypeDef structure.
*/
- RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
+ RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+ RCC_OscInitStruct.HSEState = RCC_HSE_ON;
+ RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
- RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
- RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+ RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+ RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
+ RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
{
Error_Handler();
@@ -122,17 +130,101 @@ void SystemClock_Config(void)
*/
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
- RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
+ RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
- RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+ RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
- if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
+ if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
{
Error_Handler();
}
}
+/**
+ * @brief GPIO Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_GPIO_Init(void)
+{
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+
+ /* GPIO Ports Clock Enable */
+ __HAL_RCC_GPIOB_CLK_ENABLE();
+ __HAL_RCC_GPIOG_CLK_ENABLE();
+ __HAL_RCC_GPIOE_CLK_ENABLE();
+ __HAL_RCC_GPIOD_CLK_ENABLE();
+
+ /*Configure GPIO pin Output Level */
+ HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
+
+ /*Configure GPIO pin : LCD_BL_Pin */
+ GPIO_InitStruct.Pin = LCD_BL_Pin;
+ GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+ HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
+
+}
+
+/* FSMC initialization function */
+static void MX_FSMC_Init(void)
+{
+
+ /* USER CODE BEGIN FSMC_Init 0 */
+
+ /* USER CODE END FSMC_Init 0 */
+
+ FSMC_NORSRAM_TimingTypeDef Timing = {0};
+
+ /* USER CODE BEGIN FSMC_Init 1 */
+
+ /* USER CODE END FSMC_Init 1 */
+
+ /** Perform the SRAM1 memory initialization sequence
+ */
+ hsram1.Instance = FSMC_NORSRAM_DEVICE;
+ hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
+ /* hsram1.Init */
+ hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
+ hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
+ hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
+ hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
+ hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
+ hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
+ hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
+ hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
+ hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
+ hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
+ hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
+ hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
+ hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
+ /* Timing */
+ Timing.AddressSetupTime = 0;
+ Timing.AddressHoldTime = 15;
+ Timing.DataSetupTime = 1;
+ Timing.BusTurnAroundDuration = 0;
+ Timing.CLKDivision = 16;
+ Timing.DataLatency = 17;
+ Timing.AccessMode = FSMC_ACCESS_MODE_A;
+ /* ExtTiming */
+
+ if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
+ {
+ Error_Handler( );
+ }
+
+ /** Disconnect NADV
+ */
+
+ __HAL_AFIO_FSMCNADV_DISCONNECTED();
+
+ /* USER CODE BEGIN FSMC_Init 2 */
+
+ /* USER CODE END FSMC_Init 2 */
+}
+
/* USER CODE BEGIN 4 */
/* USER CODE END 4 */
diff --git a/Core/Src/stm32f1xx_hal_msp.c b/Core/Src/stm32f1xx_hal_msp.c
index dda3977..cfd4af4 100644
--- a/Core/Src/stm32f1xx_hal_msp.c
+++ b/Core/Src/stm32f1xx_hal_msp.c
@@ -81,6 +81,137 @@ void HAL_MspInit(void)
/* USER CODE END MspInit 1 */
}
+static uint32_t FSMC_Initialized = 0;
+
+static void HAL_FSMC_MspInit(void){
+ /* USER CODE BEGIN FSMC_MspInit 0 */
+
+ /* USER CODE END FSMC_MspInit 0 */
+ GPIO_InitTypeDef GPIO_InitStruct ={0};
+ if (FSMC_Initialized) {
+ return;
+ }
+ FSMC_Initialized = 1;
+
+ /* Peripheral clock enable */
+ __HAL_RCC_FSMC_CLK_ENABLE();
+
+ /** FSMC GPIO Configuration
+ PG0 ------> FSMC_A10
+ PE7 ------> FSMC_D4
+ PE8 ------> FSMC_D5
+ PE9 ------> FSMC_D6
+ PE10 ------> FSMC_D7
+ PE11 ------> FSMC_D8
+ PE12 ------> FSMC_D9
+ PE13 ------> FSMC_D10
+ PE14 ------> FSMC_D11
+ PE15 ------> FSMC_D12
+ PD8 ------> FSMC_D13
+ PD9 ------> FSMC_D14
+ PD10 ------> FSMC_D15
+ PD14 ------> FSMC_D0
+ PD15 ------> FSMC_D1
+ PD0 ------> FSMC_D2
+ PD1 ------> FSMC_D3
+ PD4 ------> FSMC_NOE
+ PD5 ------> FSMC_NWE
+ PG12 ------> FSMC_NE4
+ */
+ GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
+ HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
+
+ GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
+ |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
+ |GPIO_PIN_15;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
+ HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
+
+ GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
+ |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
+ |GPIO_PIN_5;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
+ HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
+
+ /* USER CODE BEGIN FSMC_MspInit 1 */
+
+ /* USER CODE END FSMC_MspInit 1 */
+}
+
+void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
+ /* USER CODE BEGIN SRAM_MspInit 0 */
+
+ /* USER CODE END SRAM_MspInit 0 */
+ HAL_FSMC_MspInit();
+ /* USER CODE BEGIN SRAM_MspInit 1 */
+
+ /* USER CODE END SRAM_MspInit 1 */
+}
+
+static uint32_t FSMC_DeInitialized = 0;
+
+static void HAL_FSMC_MspDeInit(void){
+ /* USER CODE BEGIN FSMC_MspDeInit 0 */
+
+ /* USER CODE END FSMC_MspDeInit 0 */
+ if (FSMC_DeInitialized) {
+ return;
+ }
+ FSMC_DeInitialized = 1;
+ /* Peripheral clock enable */
+ __HAL_RCC_FSMC_CLK_DISABLE();
+
+ /** FSMC GPIO Configuration
+ PG0 ------> FSMC_A10
+ PE7 ------> FSMC_D4
+ PE8 ------> FSMC_D5
+ PE9 ------> FSMC_D6
+ PE10 ------> FSMC_D7
+ PE11 ------> FSMC_D8
+ PE12 ------> FSMC_D9
+ PE13 ------> FSMC_D10
+ PE14 ------> FSMC_D11
+ PE15 ------> FSMC_D12
+ PD8 ------> FSMC_D13
+ PD9 ------> FSMC_D14
+ PD10 ------> FSMC_D15
+ PD14 ------> FSMC_D0
+ PD15 ------> FSMC_D1
+ PD0 ------> FSMC_D2
+ PD1 ------> FSMC_D3
+ PD4 ------> FSMC_NOE
+ PD5 ------> FSMC_NWE
+ PG12 ------> FSMC_NE4
+ */
+ HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_12);
+
+ HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
+ |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
+ |GPIO_PIN_15);
+
+ HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
+ |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
+ |GPIO_PIN_5);
+
+ /* USER CODE BEGIN FSMC_MspDeInit 1 */
+
+ /* USER CODE END FSMC_MspDeInit 1 */
+}
+
+void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* hsram){
+ /* USER CODE BEGIN SRAM_MspDeInit 0 */
+
+ /* USER CODE END SRAM_MspDeInit 0 */
+ HAL_FSMC_MspDeInit();
+ /* USER CODE BEGIN SRAM_MspDeInit 1 */
+
+ /* USER CODE END SRAM_MspDeInit 1 */
+}
+
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
diff --git a/Debug/Core/Src/main.d b/Debug/Core/Src/main.d
new file mode 100644
index 0000000..b700b83
--- /dev/null
+++ b/Debug/Core/Src/main.d
@@ -0,0 +1,78 @@
+Core/Src/main.o: ../Core/Src/main.c ../Core/Inc/main.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h \
+ /Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/SW_APPs/Main_APP.h
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
+
+/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/SW_APPs/Main_APP.h:
diff --git a/Debug/Core/Src/main.su b/Debug/Core/Src/main.su
new file mode 100644
index 0000000..02c7dfe
--- /dev/null
+++ b/Debug/Core/Src/main.su
@@ -0,0 +1,5 @@
+main.c:66:5:main 8 static
+main.c:110:6:SystemClock_Config 72 static
+main.c:149:13:MX_GPIO_Init 40 static
+main.c:172:13:MX_FSMC_Init 40 static
+main.c:236:6:Error_Handler 4 static,ignoring_inline_asm
diff --git a/Debug/Core/Src/stm32f1xx_hal_msp.d b/Debug/Core/Src/stm32f1xx_hal_msp.d
new file mode 100644
index 0000000..515a1a9
--- /dev/null
+++ b/Debug/Core/Src/stm32f1xx_hal_msp.d
@@ -0,0 +1,75 @@
+Core/Src/stm32f1xx_hal_msp.o: ../Core/Src/stm32f1xx_hal_msp.c \
+ ../Core/Inc/main.h ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Core/Src/stm32f1xx_hal_msp.su b/Debug/Core/Src/stm32f1xx_hal_msp.su
new file mode 100644
index 0000000..4ba6db9
--- /dev/null
+++ b/Debug/Core/Src/stm32f1xx_hal_msp.su
@@ -0,0 +1,5 @@
+stm32f1xx_hal_msp.c:64:6:HAL_MspInit 24 static
+stm32f1xx_hal_msp.c:86:13:HAL_FSMC_MspInit 32 static
+stm32f1xx_hal_msp.c:145:6:HAL_SRAM_MspInit 16 static
+stm32f1xx_hal_msp.c:157:13:HAL_FSMC_MspDeInit 8 static
+stm32f1xx_hal_msp.c:205:6:HAL_SRAM_MspDeInit 16 static
diff --git a/Debug/Core/Src/stm32f1xx_it.d b/Debug/Core/Src/stm32f1xx_it.d
new file mode 100644
index 0000000..8c68328
--- /dev/null
+++ b/Debug/Core/Src/stm32f1xx_it.d
@@ -0,0 +1,78 @@
+Core/Src/stm32f1xx_it.o: ../Core/Src/stm32f1xx_it.c ../Core/Inc/main.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h \
+ ../Core/Inc/stm32f1xx_it.h
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
+
+../Core/Inc/stm32f1xx_it.h:
diff --git a/Debug/Core/Src/stm32f1xx_it.su b/Debug/Core/Src/stm32f1xx_it.su
new file mode 100644
index 0000000..c0a6d67
--- /dev/null
+++ b/Debug/Core/Src/stm32f1xx_it.su
@@ -0,0 +1,9 @@
+stm32f1xx_it.c:70:6:NMI_Handler 4 static
+stm32f1xx_it.c:85:6:HardFault_Handler 4 static
+stm32f1xx_it.c:100:6:MemManage_Handler 4 static
+stm32f1xx_it.c:115:6:BusFault_Handler 4 static
+stm32f1xx_it.c:130:6:UsageFault_Handler 4 static
+stm32f1xx_it.c:145:6:SVC_Handler 4 static
+stm32f1xx_it.c:158:6:DebugMon_Handler 4 static
+stm32f1xx_it.c:171:6:PendSV_Handler 4 static
+stm32f1xx_it.c:184:6:SysTick_Handler 8 static
diff --git a/Debug/Core/Src/subdir.mk b/Debug/Core/Src/subdir.mk
new file mode 100644
index 0000000..d9be193
--- /dev/null
+++ b/Debug/Core/Src/subdir.mk
@@ -0,0 +1,35 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+C_SRCS += \
+../Core/Src/main.c \
+../Core/Src/stm32f1xx_hal_msp.c \
+../Core/Src/stm32f1xx_it.c \
+../Core/Src/syscalls.c \
+../Core/Src/sysmem.c \
+../Core/Src/system_stm32f1xx.c
+
+OBJS += \
+./Core/Src/main.o \
+./Core/Src/stm32f1xx_hal_msp.o \
+./Core/Src/stm32f1xx_it.o \
+./Core/Src/syscalls.o \
+./Core/Src/sysmem.o \
+./Core/Src/system_stm32f1xx.o
+
+C_DEPS += \
+./Core/Src/main.d \
+./Core/Src/stm32f1xx_hal_msp.d \
+./Core/Src/stm32f1xx_it.d \
+./Core/Src/syscalls.d \
+./Core/Src/sysmem.d \
+./Core/Src/system_stm32f1xx.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+Core/Src/%.o: ../Core/Src/%.c Core/Src/subdir.mk
+ arm-none-eabi-gcc "$<" -mcpu=cortex-m3 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F103xE -c -I../Core/Inc -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/SW_APPs" -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/HW_Devices" -I../Drivers/STM32F1xx_HAL_Driver/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F1xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@"
+
diff --git a/Debug/Core/Src/syscalls.d b/Debug/Core/Src/syscalls.d
new file mode 100644
index 0000000..8667c70
--- /dev/null
+++ b/Debug/Core/Src/syscalls.d
@@ -0,0 +1 @@
+Core/Src/syscalls.o: ../Core/Src/syscalls.c
diff --git a/Debug/Core/Src/syscalls.su b/Debug/Core/Src/syscalls.su
new file mode 100644
index 0000000..8afbb58
--- /dev/null
+++ b/Debug/Core/Src/syscalls.su
@@ -0,0 +1,18 @@
+syscalls.c:45:6:initialise_monitor_handles 4 static
+syscalls.c:49:5:_getpid 4 static
+syscalls.c:54:5:_kill 16 static
+syscalls.c:60:6:_exit 16 static
+syscalls.c:66:27:_read 32 static
+syscalls.c:78:27:_write 32 static
+syscalls.c:89:5:_close 16 static
+syscalls.c:95:5:_fstat 16 static
+syscalls.c:101:5:_isatty 16 static
+syscalls.c:106:5:_lseek 24 static
+syscalls.c:111:5:_open 12 static
+syscalls.c:117:5:_wait 16 static
+syscalls.c:123:5:_unlink 16 static
+syscalls.c:129:5:_times 16 static
+syscalls.c:134:5:_stat 16 static
+syscalls.c:140:5:_link 16 static
+syscalls.c:146:5:_fork 8 static
+syscalls.c:152:5:_execve 24 static
diff --git a/Debug/Core/Src/sysmem.d b/Debug/Core/Src/sysmem.d
new file mode 100644
index 0000000..74fecf9
--- /dev/null
+++ b/Debug/Core/Src/sysmem.d
@@ -0,0 +1 @@
+Core/Src/sysmem.o: ../Core/Src/sysmem.c
diff --git a/Debug/Core/Src/sysmem.su b/Debug/Core/Src/sysmem.su
new file mode 100644
index 0000000..4474c68
--- /dev/null
+++ b/Debug/Core/Src/sysmem.su
@@ -0,0 +1 @@
+sysmem.c:54:7:_sbrk 32 static
diff --git a/Debug/Core/Src/system_stm32f1xx.d b/Debug/Core/Src/system_stm32f1xx.d
new file mode 100644
index 0000000..53aefc0
--- /dev/null
+++ b/Debug/Core/Src/system_stm32f1xx.d
@@ -0,0 +1,73 @@
+Core/Src/system_stm32f1xx.o: ../Core/Src/system_stm32f1xx.c \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Core/Src/system_stm32f1xx.su b/Debug/Core/Src/system_stm32f1xx.su
new file mode 100644
index 0000000..967fb21
--- /dev/null
+++ b/Debug/Core/Src/system_stm32f1xx.su
@@ -0,0 +1,2 @@
+system_stm32f1xx.c:176:6:SystemInit 4 static
+system_stm32f1xx.c:225:6:SystemCoreClockUpdate 24 static
diff --git a/Debug/Core/Startup/startup_stm32f103zetx.d b/Debug/Core/Startup/startup_stm32f103zetx.d
new file mode 100644
index 0000000..b5ba0bc
--- /dev/null
+++ b/Debug/Core/Startup/startup_stm32f103zetx.d
@@ -0,0 +1,2 @@
+Core/Startup/startup_stm32f103zetx.o: \
+ ../Core/Startup/startup_stm32f103zetx.s
diff --git a/Debug/Core/Startup/subdir.mk b/Debug/Core/Startup/subdir.mk
new file mode 100644
index 0000000..c8f5c7c
--- /dev/null
+++ b/Debug/Core/Startup/subdir.mk
@@ -0,0 +1,20 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+S_SRCS += \
+../Core/Startup/startup_stm32f103zetx.s
+
+OBJS += \
+./Core/Startup/startup_stm32f103zetx.o
+
+S_DEPS += \
+./Core/Startup/startup_stm32f103zetx.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+Core/Startup/%.o: ../Core/Startup/%.s Core/Startup/subdir.mk
+ arm-none-eabi-gcc -mcpu=cortex-m3 -g3 -DDEBUG -c -x assembler-with-cpp -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@" "$<"
+
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d
new file mode 100644
index 0000000..f82985c
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.su
new file mode 100644
index 0000000..b50d33d
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.su
@@ -0,0 +1,25 @@
+stm32f1xx_hal.c:142:19:HAL_Init 8 static
+stm32f1xx_hal.c:175:19:HAL_DeInit 8 static
+stm32f1xx_hal.c:200:13:HAL_MspInit 4 static
+stm32f1xx_hal.c:211:13:HAL_MspDeInit 4 static
+stm32f1xx_hal.c:234:26:HAL_InitTick 16 static
+stm32f1xx_hal.c:293:13:HAL_IncTick 4 static
+stm32f1xx_hal.c:304:17:HAL_GetTick 4 static
+stm32f1xx_hal.c:313:10:HAL_GetTickPrio 4 static
+stm32f1xx_hal.c:322:19:HAL_SetTickFreq 24 static
+stm32f1xx_hal.c:354:21:HAL_GetTickFreq 4 static
+stm32f1xx_hal.c:370:13:HAL_Delay 24 static
+stm32f1xx_hal.c:396:13:HAL_SuspendTick 4 static
+stm32f1xx_hal.c:412:13:HAL_ResumeTick 4 static
+stm32f1xx_hal.c:422:10:HAL_GetHalVersion 4 static
+stm32f1xx_hal.c:438:10:HAL_GetREVID 4 static
+stm32f1xx_hal.c:454:10:HAL_GetDEVID 4 static
+stm32f1xx_hal.c:463:10:HAL_GetUIDw0 4 static
+stm32f1xx_hal.c:472:10:HAL_GetUIDw1 4 static
+stm32f1xx_hal.c:481:10:HAL_GetUIDw2 4 static
+stm32f1xx_hal.c:490:6:HAL_DBGMCU_EnableDBGSleepMode 4 static
+stm32f1xx_hal.c:506:6:HAL_DBGMCU_DisableDBGSleepMode 4 static
+stm32f1xx_hal.c:536:6:HAL_DBGMCU_EnableDBGStopMode 4 static
+stm32f1xx_hal.c:552:6:HAL_DBGMCU_DisableDBGStopMode 4 static
+stm32f1xx_hal.c:568:6:HAL_DBGMCU_EnableDBGStandbyMode 4 static
+stm32f1xx_hal.c:584:6:HAL_DBGMCU_DisableDBGStandbyMode 4 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d
new file mode 100644
index 0000000..8a9a3ec
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.su
new file mode 100644
index 0000000..634528a
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.su
@@ -0,0 +1,29 @@
+core_cm3.h:1480:22:__NVIC_SetPriorityGrouping 24 static
+core_cm3.h:1499:26:__NVIC_GetPriorityGrouping 4 static
+core_cm3.h:1511:22:__NVIC_EnableIRQ 16 static
+core_cm3.h:1547:22:__NVIC_DisableIRQ 16 static,ignoring_inline_asm
+core_cm3.h:1566:26:__NVIC_GetPendingIRQ 16 static
+core_cm3.h:1585:22:__NVIC_SetPendingIRQ 16 static
+core_cm3.h:1600:22:__NVIC_ClearPendingIRQ 16 static
+core_cm3.h:1617:26:__NVIC_GetActive 16 static
+core_cm3.h:1639:22:__NVIC_SetPriority 16 static
+core_cm3.h:1661:26:__NVIC_GetPriority 16 static
+core_cm3.h:1686:26:NVIC_EncodePriority 40 static
+core_cm3.h:1713:22:NVIC_DecodePriority 40 static
+core_cm3.h:1762:34:__NVIC_SystemReset 4 static,ignoring_inline_asm
+core_cm3.h:1834:26:SysTick_Config 16 static
+stm32f1xx_hal_cortex.c:143:6:HAL_NVIC_SetPriorityGrouping 16 static
+stm32f1xx_hal_cortex.c:165:6:HAL_NVIC_SetPriority 32 static
+stm32f1xx_hal_cortex.c:187:6:HAL_NVIC_EnableIRQ 16 static
+stm32f1xx_hal_cortex.c:203:6:HAL_NVIC_DisableIRQ 16 static
+stm32f1xx_hal_cortex.c:216:6:HAL_NVIC_SystemReset 8 static
+stm32f1xx_hal_cortex.c:229:10:HAL_SYSTICK_Config 16 static
+stm32f1xx_hal_cortex.c:344:10:HAL_NVIC_GetPriorityGrouping 8 static
+stm32f1xx_hal_cortex.c:371:6:HAL_NVIC_GetPriority 24 static
+stm32f1xx_hal_cortex.c:386:6:HAL_NVIC_SetPendingIRQ 16 static
+stm32f1xx_hal_cortex.c:404:10:HAL_NVIC_GetPendingIRQ 16 static
+stm32f1xx_hal_cortex.c:420:6:HAL_NVIC_ClearPendingIRQ 16 static
+stm32f1xx_hal_cortex.c:437:10:HAL_NVIC_GetActive 16 static
+stm32f1xx_hal_cortex.c:454:6:HAL_SYSTICK_CLKSourceConfig 16 static
+stm32f1xx_hal_cortex.c:472:6:HAL_SYSTICK_IRQHandler 8 static
+stm32f1xx_hal_cortex.c:481:13:HAL_SYSTICK_Callback 4 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d
new file mode 100644
index 0000000..e948c36
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.su
new file mode 100644
index 0000000..5c24809
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.su
@@ -0,0 +1,13 @@
+stm32f1xx_hal_dma.c:143:19:HAL_DMA_Init 24 static
+stm32f1xx_hal_dma.c:220:19:HAL_DMA_DeInit 16 static
+stm32f1xx_hal_dma.c:319:19:HAL_DMA_Start 32 static
+stm32f1xx_hal_dma.c:362:19:HAL_DMA_Start_IT 32 static
+stm32f1xx_hal_dma.c:416:19:HAL_DMA_Abort 24 static
+stm32f1xx_hal_dma.c:457:19:HAL_DMA_Abort_IT 24 static
+stm32f1xx_hal_dma.c:502:19:HAL_DMA_PollForTransfer 32 static
+stm32f1xx_hal_dma.c:603:6:HAL_DMA_IRQHandler 24 static
+stm32f1xx_hal_dma.c:693:19:HAL_DMA_RegisterCallback 32 static
+stm32f1xx_hal_dma.c:744:19:HAL_DMA_UnRegisterCallback 24 static
+stm32f1xx_hal_dma.c:820:22:HAL_DMA_GetState 16 static
+stm32f1xx_hal_dma.c:832:10:HAL_DMA_GetError 16 static
+stm32f1xx_hal_dma.c:858:13:DMA_SetConfig 24 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d
new file mode 100644
index 0000000..856e0d6
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.su
new file mode 100644
index 0000000..f6f8c99
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.su
@@ -0,0 +1,9 @@
+stm32f1xx_hal_exti.c:143:19:HAL_EXTI_SetConfigLine 32 static
+stm32f1xx_hal_exti.c:238:19:HAL_EXTI_GetConfigLine 32 static
+stm32f1xx_hal_exti.c:317:19:HAL_EXTI_ClearConfigLine 32 static
+stm32f1xx_hal_exti.c:370:19:HAL_EXTI_RegisterCallback 32 static
+stm32f1xx_hal_exti.c:395:19:HAL_EXTI_GetHandle 16 static
+stm32f1xx_hal_exti.c:435:6:HAL_EXTI_IRQHandler 24 static
+stm32f1xx_hal_exti.c:467:10:HAL_EXTI_GetPending 32 static
+stm32f1xx_hal_exti.c:499:6:HAL_EXTI_ClearPending 24 static
+stm32f1xx_hal_exti.c:523:6:HAL_EXTI_GenerateSWI 24 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d
new file mode 100644
index 0000000..09f0007
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.su
new file mode 100644
index 0000000..9238093
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.su
@@ -0,0 +1,14 @@
+stm32f1xx_hal_flash.c:168:19:HAL_FLASH_Program 48 static
+stm32f1xx_hal_flash.c:267:19:HAL_FLASH_Program_IT 32 static
+stm32f1xx_hal_flash.c:332:6:HAL_FLASH_IRQHandler 16 static
+stm32f1xx_hal_flash.c:606:13:HAL_FLASH_EndOfOperationCallback 16 static
+stm32f1xx_hal_flash.c:624:13:HAL_FLASH_OperationErrorCallback 16 static
+stm32f1xx_hal_flash.c:657:19:HAL_FLASH_Unlock 16 static
+stm32f1xx_hal_flash.c:695:19:HAL_FLASH_Lock 4 static
+stm32f1xx_hal_flash.c:712:19:HAL_FLASH_OB_Unlock 4 static
+stm32f1xx_hal_flash.c:732:19:HAL_FLASH_OB_Lock 4 static
+stm32f1xx_hal_flash.c:745:6:HAL_FLASH_OB_Launch 8 static
+stm32f1xx_hal_flash.c:774:10:HAL_FLASH_GetError 4 static
+stm32f1xx_hal_flash.c:797:13:FLASH_Program_HalfWord 16 static
+stm32f1xx_hal_flash.c:826:19:FLASH_WaitForLastOperation 24 static
+stm32f1xx_hal_flash.c:914:13:FLASH_SetErrorCode 16 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d
new file mode 100644
index 0000000..24db26d
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.su
new file mode 100644
index 0000000..354b9bf
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.su
@@ -0,0 +1,16 @@
+stm32f1xx_hal_flash_ex.c:159:19:HAL_FLASHEx_Erase 24 static
+stm32f1xx_hal_flash_ex.c:319:19:HAL_FLASHEx_Erase_IT 24 static
+stm32f1xx_hal_flash_ex.c:397:19:HAL_FLASHEx_OBErase 16 static
+stm32f1xx_hal_flash_ex.c:446:19:HAL_FLASHEx_OBProgram 24 static
+stm32f1xx_hal_flash_ex.c:527:6:HAL_FLASHEx_OBGetConfig 16 static
+stm32f1xx_hal_flash_ex.c:549:10:HAL_FLASHEx_OBGetUserData 24 static
+stm32f1xx_hal_flash_ex.c:595:13:FLASH_MassErase 16 static
+stm32f1xx_hal_flash_ex.c:644:26:FLASH_OB_EnableWRP 32 static
+stm32f1xx_hal_flash_ex.c:767:26:FLASH_OB_DisableWRP 32 static
+stm32f1xx_hal_flash_ex.c:886:26:FLASH_OB_RDP_LevelConfig 24 static
+stm32f1xx_hal_flash_ex.c:937:26:FLASH_OB_UserConfig 24 static
+stm32f1xx_hal_flash_ex.c:988:26:FLASH_OB_ProgramData 24 static
+stm32f1xx_hal_flash_ex.c:1021:17:FLASH_OB_GetWRP 4 static
+stm32f1xx_hal_flash_ex.c:1034:17:FLASH_OB_GetRDP 16 static
+stm32f1xx_hal_flash_ex.c:1060:16:FLASH_OB_GetUser 4 static
+stm32f1xx_hal_flash_ex.c:1089:6:FLASH_PageErase 16 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d
new file mode 100644
index 0000000..f1e1f59
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.su
new file mode 100644
index 0000000..27b52b4
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.su
@@ -0,0 +1,8 @@
+stm32f1xx_hal_gpio.c:178:6:HAL_GPIO_Init 48 static
+stm32f1xx_hal_gpio.c:351:6:HAL_GPIO_DeInit 40 static
+stm32f1xx_hal_gpio.c:431:15:HAL_GPIO_ReadPin 24 static
+stm32f1xx_hal_gpio.c:465:6:HAL_GPIO_WritePin 16 static
+stm32f1xx_hal_gpio.c:487:6:HAL_GPIO_TogglePin 24 static
+stm32f1xx_hal_gpio.c:511:19:HAL_GPIO_LockPin 24 static
+stm32f1xx_hal_gpio.c:546:6:HAL_GPIO_EXTI_IRQHandler 16 static
+stm32f1xx_hal_gpio.c:561:13:HAL_GPIO_EXTI_Callback 16 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d
new file mode 100644
index 0000000..fd58c87
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.su
new file mode 100644
index 0000000..87a538a
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.su
@@ -0,0 +1,3 @@
+stm32f1xx_hal_gpio_ex.c:81:6:HAL_GPIOEx_ConfigEventout 16 static
+stm32f1xx_hal_gpio_ex.c:95:6:HAL_GPIOEx_EnableEventout 4 static
+stm32f1xx_hal_gpio_ex.c:104:6:HAL_GPIOEx_DisableEventout 4 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d
new file mode 100644
index 0000000..f99c505
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.su
new file mode 100644
index 0000000..3a73422
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.su
@@ -0,0 +1,18 @@
+stm32f1xx_hal_pwr.c:117:13:PWR_OverloadWfe 4 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:156:6:HAL_PWR_DeInit 4 static
+stm32f1xx_hal_pwr.c:169:6:HAL_PWR_EnableBkUpAccess 4 static
+stm32f1xx_hal_pwr.c:182:6:HAL_PWR_DisableBkUpAccess 4 static
+stm32f1xx_hal_pwr.c:316:6:HAL_PWR_ConfigPVD 16 static
+stm32f1xx_hal_pwr.c:359:6:HAL_PWR_EnablePVD 4 static
+stm32f1xx_hal_pwr.c:369:6:HAL_PWR_DisablePVD 4 static
+stm32f1xx_hal_pwr.c:382:6:HAL_PWR_EnableWakeUpPin 24 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:397:6:HAL_PWR_DisableWakeUpPin 24 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:417:6:HAL_PWR_EnterSLEEPMode 16 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:463:6:HAL_PWR_EnterSTOPMode 16 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:503:6:HAL_PWR_EnterSTANDBYMode 4 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:528:6:HAL_PWR_EnableSleepOnExit 4 static
+stm32f1xx_hal_pwr.c:541:6:HAL_PWR_DisableSleepOnExit 4 static
+stm32f1xx_hal_pwr.c:554:6:HAL_PWR_EnableSEVOnPend 4 static
+stm32f1xx_hal_pwr.c:567:6:HAL_PWR_DisableSEVOnPend 4 static
+stm32f1xx_hal_pwr.c:580:6:HAL_PWR_PVD_IRQHandler 8 static
+stm32f1xx_hal_pwr.c:597:13:HAL_PWR_PVDCallback 4 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d
new file mode 100644
index 0000000..6ca99b2
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.su
new file mode 100644
index 0000000..aa05c10
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.su
@@ -0,0 +1,15 @@
+stm32f1xx_hal_rcc.c:202:19:HAL_RCC_DeInit 16 static
+stm32f1xx_hal_rcc.c:347:19:HAL_RCC_OscConfig 32 static
+stm32f1xx_hal_rcc.c:813:19:HAL_RCC_ClockConfig 24 static
+stm32f1xx_hal_rcc.c:1002:6:HAL_RCC_MCOConfig 48 static
+stm32f1xx_hal_rcc.c:1039:6:HAL_RCC_EnableCSS 4 static
+stm32f1xx_hal_rcc.c:1048:6:HAL_RCC_DisableCSS 4 static
+stm32f1xx_hal_rcc.c:1082:10:HAL_RCC_GetSysClockFreq 48 static
+stm32f1xx_hal_rcc.c:1176:10:HAL_RCC_GetHCLKFreq 4 static
+stm32f1xx_hal_rcc.c:1187:10:HAL_RCC_GetPCLK1Freq 8 static
+stm32f1xx_hal_rcc.c:1199:10:HAL_RCC_GetPCLK2Freq 8 static
+stm32f1xx_hal_rcc.c:1212:6:HAL_RCC_GetOscConfig 16 static
+stm32f1xx_hal_rcc.c:1312:6:HAL_RCC_GetClockConfig 16 static
+stm32f1xx_hal_rcc.c:1347:6:HAL_RCC_NMI_IRQHandler 8 static
+stm32f1xx_hal_rcc.c:1365:13:RCC_Delay 24 static,ignoring_inline_asm
+stm32f1xx_hal_rcc.c:1379:13:HAL_RCC_CSSCallback 4 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d
new file mode 100644
index 0000000..5044612
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.su
new file mode 100644
index 0000000..dbe5d7b
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.su
@@ -0,0 +1,3 @@
+stm32f1xx_hal_rcc_ex.c:100:19:HAL_RCCEx_PeriphCLKConfig 32 static
+stm32f1xx_hal_rcc_ex.c:294:6:HAL_RCCEx_GetPeriphCLKConfig 24 static
+stm32f1xx_hal_rcc_ex.c:387:10:HAL_RCCEx_GetPeriphCLKFreq 64 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.d
new file mode 100644
index 0000000..8c49bad
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.su
new file mode 100644
index 0000000..ea501b9
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.su
@@ -0,0 +1,20 @@
+stm32f1xx_hal_sram.c:168:19:HAL_SRAM_Init 24 static
+stm32f1xx_hal_sram.c:223:19:HAL_SRAM_DeInit 16 static
+stm32f1xx_hal_sram.c:256:13:HAL_SRAM_MspInit 16 static
+stm32f1xx_hal_sram.c:272:13:HAL_SRAM_MspDeInit 16 static
+stm32f1xx_hal_sram.c:288:13:HAL_SRAM_DMA_XferCpltCallback 16 static
+stm32f1xx_hal_sram.c:304:13:HAL_SRAM_DMA_XferErrorCallback 16 static
+stm32f1xx_hal_sram.c:341:19:HAL_SRAM_Read_8b 40 static
+stm32f1xx_hal_sram.c:389:19:HAL_SRAM_Write_8b 40 static
+stm32f1xx_hal_sram.c:436:19:HAL_SRAM_Read_16b 40 static
+stm32f1xx_hal_sram.c:496:19:HAL_SRAM_Write_16b 40 static
+stm32f1xx_hal_sram.c:555:19:HAL_SRAM_Read_32b 40 static
+stm32f1xx_hal_sram.c:603:19:HAL_SRAM_Write_32b 40 static
+stm32f1xx_hal_sram.c:650:19:HAL_SRAM_Read_DMA 32 static
+stm32f1xx_hal_sram.c:699:19:HAL_SRAM_Write_DMA 32 static
+stm32f1xx_hal_sram.c:934:19:HAL_SRAM_WriteOperation_Enable 16 static
+stm32f1xx_hal_sram.c:968:19:HAL_SRAM_WriteOperation_Disable 16 static
+stm32f1xx_hal_sram.c:1021:23:HAL_SRAM_GetState 16 static
+stm32f1xx_hal_sram.c:1039:13:SRAM_DMACplt 24 static
+stm32f1xx_hal_sram.c:1061:13:SRAM_DMACpltProt 24 static
+stm32f1xx_hal_sram.c:1083:13:SRAM_DMAError 24 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d
new file mode 100644
index 0000000..4c54ad6
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.su
new file mode 100644
index 0000000..e69de29
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d
new file mode 100644
index 0000000..b9015cc
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.su
new file mode 100644
index 0000000..e69de29
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.d b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.d
new file mode 100644
index 0000000..fbfd944
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.d
@@ -0,0 +1,74 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.su b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.su
new file mode 100644
index 0000000..61234e3
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.su
@@ -0,0 +1,18 @@
+stm32f1xx_ll_fsmc.c:207:20:FSMC_NORSRAM_Init 32 static
+stm32f1xx_ll_fsmc.c:290:19:FSMC_NORSRAM_DeInit 24 static
+stm32f1xx_ll_fsmc.c:327:19:FSMC_NORSRAM_Timing_Init 24 static
+stm32f1xx_ll_fsmc.c:366:19:FSMC_NORSRAM_Extended_Timing_Init 24 static
+stm32f1xx_ll_fsmc.c:438:19:FSMC_NORSRAM_WriteOperation_Enable 16 static
+stm32f1xx_ll_fsmc.c:456:19:FSMC_NORSRAM_WriteOperation_Disable 16 static
+stm32f1xx_ll_fsmc.c:528:19:FSMC_NAND_Init 16 static
+stm32f1xx_ll_fsmc.c:575:19:FSMC_NAND_CommonSpace_Timing_Init 24 static
+stm32f1xx_ll_fsmc.c:615:19:FSMC_NAND_AttributeSpace_Timing_Init 24 static
+stm32f1xx_ll_fsmc.c:653:19:FSMC_NAND_DeInit 16 static
+stm32f1xx_ll_fsmc.c:710:19:FSMC_NAND_ECC_Enable 16 static
+stm32f1xx_ll_fsmc.c:736:19:FSMC_NAND_ECC_Disable 16 static
+stm32f1xx_ll_fsmc.c:763:19:FSMC_NAND_GetECC 32 static
+stm32f1xx_ll_fsmc.c:856:19:FSMC_PCCARD_Init 16 static
+stm32f1xx_ll_fsmc.c:889:19:FSMC_PCCARD_CommonSpace_Timing_Init 16 static
+stm32f1xx_ll_fsmc.c:918:19:FSMC_PCCARD_AttributeSpace_Timing_Init 16 static
+stm32f1xx_ll_fsmc.c:947:19:FSMC_PCCARD_IOSpace_Timing_Init 16 static
+stm32f1xx_ll_fsmc.c:974:19:FSMC_PCCARD_DeInit 16 static
diff --git a/Debug/Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk
new file mode 100644
index 0000000..2ea848c
--- /dev/null
+++ b/Debug/Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk
@@ -0,0 +1,62 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+C_SRCS += \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c
+
+OBJS += \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.o
+
+C_DEPS += \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+Drivers/STM32F1xx_HAL_Driver/Src/%.o: ../Drivers/STM32F1xx_HAL_Driver/Src/%.c Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk
+ arm-none-eabi-gcc "$<" -mcpu=cortex-m3 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F103xE -c -I../Core/Inc -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/SW_APPs" -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/HW_Devices" -I../Drivers/STM32F1xx_HAL_Driver/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F1xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@"
+
diff --git a/Debug/HW_Devices/LCD.d b/Debug/HW_Devices/LCD.d
new file mode 100644
index 0000000..b75de1a
--- /dev/null
+++ b/Debug/HW_Devices/LCD.d
@@ -0,0 +1,77 @@
+HW_Devices/LCD.o: ../HW_Devices/LCD.c ../HW_Devices/LCD.h \
+ ../Core/Inc/main.h ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../HW_Devices/LCD.h:
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/HW_Devices/LCD.su b/Debug/HW_Devices/LCD.su
new file mode 100644
index 0000000..15174f3
--- /dev/null
+++ b/Debug/HW_Devices/LCD.su
@@ -0,0 +1,22 @@
+LCD.c:13:6:LCD_WR_REG 16 static
+LCD.c:19:6:LCD_WR_DATA 16 static
+LCD.c:25:10:LCD_RD_DATA 4 static
+LCD.c:32:6:LCD_WriteReg 16 static
+LCD.c:40:10:LCD_ReadReg 16 static
+LCD.c:250:6:LCD_DisplayOn 8 static
+LCD.c:256:6:LCD_DisplayOff 8 static
+LCD.c:266:6:LCD_Scan_Dir 24 static
+LCD.c:384:6:LCD_Display_Dir 16 static
+LCD.c:449:6:LCDx_Init 8 static
+LCD.c:532:6:LCD_SetCursor 16 static
+LCD.c:562:6:LCD_Fast_DrawPoint 16 static
+LCD.c:593:6:LCD_set_dot 16 static
+LCD.c:602:6:LCD_Clear 24 static
+LCD.c:626:6:LCD_Fill 40 static
+LCD.c:659:6:LCD_Color_Fill 32 static
+LCD.c:680:10:LCD_BGR2RGB 24 static
+LCD.c:692:10:LCD_ReadPoint 24 static
+LCD.c:720:6:LCD_DrawLine 64 static
+LCD.c:758:6:Draw_Circle 40 static
+LCD.c:791:6:LCD_ShowChar 32 static
+LCD.c:829:6:LCD_ShowString 40 static
diff --git a/Debug/HW_Devices/subdir.mk b/Debug/HW_Devices/subdir.mk
new file mode 100644
index 0000000..3beb896
--- /dev/null
+++ b/Debug/HW_Devices/subdir.mk
@@ -0,0 +1,20 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+C_SRCS += \
+../HW_Devices/LCD.c
+
+OBJS += \
+./HW_Devices/LCD.o
+
+C_DEPS += \
+./HW_Devices/LCD.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+HW_Devices/%.o: ../HW_Devices/%.c HW_Devices/subdir.mk
+ arm-none-eabi-gcc "$<" -mcpu=cortex-m3 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F103xE -c -I../Core/Inc -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/SW_APPs" -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/HW_Devices" -I../Drivers/STM32F1xx_HAL_Driver/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F1xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@"
+
diff --git a/Debug/SW_APPs/Main_APP.d b/Debug/SW_APPs/Main_APP.d
new file mode 100644
index 0000000..9944cd0
--- /dev/null
+++ b/Debug/SW_APPs/Main_APP.d
@@ -0,0 +1,78 @@
+SW_APPs/Main_APP.o: ../SW_APPs/Main_APP.c \
+ /Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/HW_Devices/LCD.h \
+ ../Core/Inc/main.h ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/HW_Devices/LCD.h:
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/Debug/SW_APPs/Main_APP.su b/Debug/SW_APPs/Main_APP.su
new file mode 100644
index 0000000..da6fdaa
--- /dev/null
+++ b/Debug/SW_APPs/Main_APP.su
@@ -0,0 +1 @@
+Main_APP.c:9:6:main_app 8 static
diff --git a/Debug/SW_APPs/subdir.mk b/Debug/SW_APPs/subdir.mk
new file mode 100644
index 0000000..a9e554f
--- /dev/null
+++ b/Debug/SW_APPs/subdir.mk
@@ -0,0 +1,20 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+C_SRCS += \
+../SW_APPs/Main_APP.c
+
+OBJS += \
+./SW_APPs/Main_APP.o
+
+C_DEPS += \
+./SW_APPs/Main_APP.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+SW_APPs/%.o: ../SW_APPs/%.c SW_APPs/subdir.mk
+ arm-none-eabi-gcc "$<" -mcpu=cortex-m3 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F103xE -c -I../Core/Inc -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/SW_APPs" -I"/Users/wuwenfeng/STM32CubeIDE/workspace_1.7.0/m3s/HW_Devices" -I../Drivers/STM32F1xx_HAL_Driver/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F1xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@"
+
diff --git a/Debug/m3s.bin b/Debug/m3s.bin
new file mode 100755
index 0000000..ec20944
Binary files /dev/null and b/Debug/m3s.bin differ
diff --git a/Debug/m3s.list b/Debug/m3s.list
new file mode 100644
index 0000000..ae98813
--- /dev/null
+++ b/Debug/m3s.list
@@ -0,0 +1,10462 @@
+
+m3s.elf: file format elf32-littlearm
+
+Sections:
+Idx Name Size VMA LMA File off Algn
+ 0 .isr_vector 000001e4 08000000 08000000 00010000 2**0
+ CONTENTS, ALLOC, LOAD, READONLY, DATA
+ 1 .text 0000503c 080001e8 080001e8 000101e8 2**3
+ CONTENTS, ALLOC, LOAD, READONLY, CODE
+ 2 .rodata 00000404 08005228 08005228 00015228 2**3
+ CONTENTS, ALLOC, LOAD, READONLY, DATA
+ 3 .ARM.extab 00000000 0800562c 0800562c 000201dc 2**0
+ CONTENTS
+ 4 .ARM 00000000 0800562c 0800562c 000201dc 2**0
+ CONTENTS
+ 5 .preinit_array 00000000 0800562c 0800562c 000201dc 2**0
+ CONTENTS, ALLOC, LOAD, DATA
+ 6 .init_array 00000004 0800562c 0800562c 0001562c 2**2
+ CONTENTS, ALLOC, LOAD, DATA
+ 7 .fini_array 00000004 08005630 08005630 00015630 2**2
+ CONTENTS, ALLOC, LOAD, DATA
+ 8 .data 000001dc 20000000 08005634 00020000 2**2
+ CONTENTS, ALLOC, LOAD, DATA
+ 9 .bss 00000094 200001dc 08005810 000201dc 2**2
+ ALLOC
+ 10 ._user_heap_stack 00000600 20000270 08005810 00020270 2**0
+ ALLOC
+ 11 .ARM.attributes 00000029 00000000 00000000 000201dc 2**0
+ CONTENTS, READONLY
+ 12 .debug_info 00007a5c 00000000 00000000 00020205 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 13 .debug_abbrev 00001aca 00000000 00000000 00027c61 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 14 .debug_aranges 00000708 00000000 00000000 00029730 2**3
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 15 .debug_ranges 00000620 00000000 00000000 00029e38 2**3
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 16 .debug_macro 00019f1e 00000000 00000000 0002a458 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 17 .debug_line 000084ed 00000000 00000000 00044376 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 18 .debug_str 00092ef2 00000000 00000000 0004c863 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 19 .comment 00000053 00000000 00000000 000df755 2**0
+ CONTENTS, READONLY
+ 20 .debug_frame 00002a3c 00000000 00000000 000df7a8 2**2
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+
+Disassembly of section .text:
+
+080001e8 <__do_global_dtors_aux>:
+ 80001e8: b510 push {r4, lr}
+ 80001ea: 4c05 ldr r4, [pc, #20] ; (8000200 <__do_global_dtors_aux+0x18>)
+ 80001ec: 7823 ldrb r3, [r4, #0]
+ 80001ee: b933 cbnz r3, 80001fe <__do_global_dtors_aux+0x16>
+ 80001f0: 4b04 ldr r3, [pc, #16] ; (8000204 <__do_global_dtors_aux+0x1c>)
+ 80001f2: b113 cbz r3, 80001fa <__do_global_dtors_aux+0x12>
+ 80001f4: 4804 ldr r0, [pc, #16] ; (8000208 <__do_global_dtors_aux+0x20>)
+ 80001f6: f3af 8000 nop.w
+ 80001fa: 2301 movs r3, #1
+ 80001fc: 7023 strb r3, [r4, #0]
+ 80001fe: bd10 pop {r4, pc}
+ 8000200: 200001dc .word 0x200001dc
+ 8000204: 00000000 .word 0x00000000
+ 8000208: 0800520c .word 0x0800520c
+
+0800020c :
+ 800020c: b508 push {r3, lr}
+ 800020e: 4b03 ldr r3, [pc, #12] ; (800021c )
+ 8000210: b11b cbz r3, 800021a
+ 8000212: 4903 ldr r1, [pc, #12] ; (8000220 )
+ 8000214: 4803 ldr r0, [pc, #12] ; (8000224 )
+ 8000216: f3af 8000 nop.w
+ 800021a: bd08 pop {r3, pc}
+ 800021c: 00000000 .word 0x00000000
+ 8000220: 200001e0 .word 0x200001e0
+ 8000224: 0800520c .word 0x0800520c
+
+08000228 :
+ 8000228: 4603 mov r3, r0
+ 800022a: f813 2b01 ldrb.w r2, [r3], #1
+ 800022e: 2a00 cmp r2, #0
+ 8000230: d1fb bne.n 800022a
+ 8000232: 1a18 subs r0, r3, r0
+ 8000234: 3801 subs r0, #1
+ 8000236: 4770 bx lr
+
+08000238 <__aeabi_drsub>:
+ 8000238: f081 4100 eor.w r1, r1, #2147483648 ; 0x80000000
+ 800023c: e002 b.n 8000244 <__adddf3>
+ 800023e: bf00 nop
+
+08000240 <__aeabi_dsub>:
+ 8000240: f083 4300 eor.w r3, r3, #2147483648 ; 0x80000000
+
+08000244 <__adddf3>:
+ 8000244: b530 push {r4, r5, lr}
+ 8000246: ea4f 0441 mov.w r4, r1, lsl #1
+ 800024a: ea4f 0543 mov.w r5, r3, lsl #1
+ 800024e: ea94 0f05 teq r4, r5
+ 8000252: bf08 it eq
+ 8000254: ea90 0f02 teqeq r0, r2
+ 8000258: bf1f itttt ne
+ 800025a: ea54 0c00 orrsne.w ip, r4, r0
+ 800025e: ea55 0c02 orrsne.w ip, r5, r2
+ 8000262: ea7f 5c64 mvnsne.w ip, r4, asr #21
+ 8000266: ea7f 5c65 mvnsne.w ip, r5, asr #21
+ 800026a: f000 80e2 beq.w 8000432 <__adddf3+0x1ee>
+ 800026e: ea4f 5454 mov.w r4, r4, lsr #21
+ 8000272: ebd4 5555 rsbs r5, r4, r5, lsr #21
+ 8000276: bfb8 it lt
+ 8000278: 426d neglt r5, r5
+ 800027a: dd0c ble.n 8000296 <__adddf3+0x52>
+ 800027c: 442c add r4, r5
+ 800027e: ea80 0202 eor.w r2, r0, r2
+ 8000282: ea81 0303 eor.w r3, r1, r3
+ 8000286: ea82 0000 eor.w r0, r2, r0
+ 800028a: ea83 0101 eor.w r1, r3, r1
+ 800028e: ea80 0202 eor.w r2, r0, r2
+ 8000292: ea81 0303 eor.w r3, r1, r3
+ 8000296: 2d36 cmp r5, #54 ; 0x36
+ 8000298: bf88 it hi
+ 800029a: bd30 pophi {r4, r5, pc}
+ 800029c: f011 4f00 tst.w r1, #2147483648 ; 0x80000000
+ 80002a0: ea4f 3101 mov.w r1, r1, lsl #12
+ 80002a4: f44f 1c80 mov.w ip, #1048576 ; 0x100000
+ 80002a8: ea4c 3111 orr.w r1, ip, r1, lsr #12
+ 80002ac: d002 beq.n 80002b4 <__adddf3+0x70>
+ 80002ae: 4240 negs r0, r0
+ 80002b0: eb61 0141 sbc.w r1, r1, r1, lsl #1
+ 80002b4: f013 4f00 tst.w r3, #2147483648 ; 0x80000000
+ 80002b8: ea4f 3303 mov.w r3, r3, lsl #12
+ 80002bc: ea4c 3313 orr.w r3, ip, r3, lsr #12
+ 80002c0: d002 beq.n 80002c8 <__adddf3+0x84>
+ 80002c2: 4252 negs r2, r2
+ 80002c4: eb63 0343 sbc.w r3, r3, r3, lsl #1
+ 80002c8: ea94 0f05 teq r4, r5
+ 80002cc: f000 80a7 beq.w 800041e <__adddf3+0x1da>
+ 80002d0: f1a4 0401 sub.w r4, r4, #1
+ 80002d4: f1d5 0e20 rsbs lr, r5, #32
+ 80002d8: db0d blt.n 80002f6 <__adddf3+0xb2>
+ 80002da: fa02 fc0e lsl.w ip, r2, lr
+ 80002de: fa22 f205 lsr.w r2, r2, r5
+ 80002e2: 1880 adds r0, r0, r2
+ 80002e4: f141 0100 adc.w r1, r1, #0
+ 80002e8: fa03 f20e lsl.w r2, r3, lr
+ 80002ec: 1880 adds r0, r0, r2
+ 80002ee: fa43 f305 asr.w r3, r3, r5
+ 80002f2: 4159 adcs r1, r3
+ 80002f4: e00e b.n 8000314 <__adddf3+0xd0>
+ 80002f6: f1a5 0520 sub.w r5, r5, #32
+ 80002fa: f10e 0e20 add.w lr, lr, #32
+ 80002fe: 2a01 cmp r2, #1
+ 8000300: fa03 fc0e lsl.w ip, r3, lr
+ 8000304: bf28 it cs
+ 8000306: f04c 0c02 orrcs.w ip, ip, #2
+ 800030a: fa43 f305 asr.w r3, r3, r5
+ 800030e: 18c0 adds r0, r0, r3
+ 8000310: eb51 71e3 adcs.w r1, r1, r3, asr #31
+ 8000314: f001 4500 and.w r5, r1, #2147483648 ; 0x80000000
+ 8000318: d507 bpl.n 800032a <__adddf3+0xe6>
+ 800031a: f04f 0e00 mov.w lr, #0
+ 800031e: f1dc 0c00 rsbs ip, ip, #0
+ 8000322: eb7e 0000 sbcs.w r0, lr, r0
+ 8000326: eb6e 0101 sbc.w r1, lr, r1
+ 800032a: f5b1 1f80 cmp.w r1, #1048576 ; 0x100000
+ 800032e: d31b bcc.n 8000368 <__adddf3+0x124>
+ 8000330: f5b1 1f00 cmp.w r1, #2097152 ; 0x200000
+ 8000334: d30c bcc.n 8000350 <__adddf3+0x10c>
+ 8000336: 0849 lsrs r1, r1, #1
+ 8000338: ea5f 0030 movs.w r0, r0, rrx
+ 800033c: ea4f 0c3c mov.w ip, ip, rrx
+ 8000340: f104 0401 add.w r4, r4, #1
+ 8000344: ea4f 5244 mov.w r2, r4, lsl #21
+ 8000348: f512 0f80 cmn.w r2, #4194304 ; 0x400000
+ 800034c: f080 809a bcs.w 8000484 <__adddf3+0x240>
+ 8000350: f1bc 4f00 cmp.w ip, #2147483648 ; 0x80000000
+ 8000354: bf08 it eq
+ 8000356: ea5f 0c50 movseq.w ip, r0, lsr #1
+ 800035a: f150 0000 adcs.w r0, r0, #0
+ 800035e: eb41 5104 adc.w r1, r1, r4, lsl #20
+ 8000362: ea41 0105 orr.w r1, r1, r5
+ 8000366: bd30 pop {r4, r5, pc}
+ 8000368: ea5f 0c4c movs.w ip, ip, lsl #1
+ 800036c: 4140 adcs r0, r0
+ 800036e: eb41 0101 adc.w r1, r1, r1
+ 8000372: 3c01 subs r4, #1
+ 8000374: bf28 it cs
+ 8000376: f5b1 1f80 cmpcs.w r1, #1048576 ; 0x100000
+ 800037a: d2e9 bcs.n 8000350 <__adddf3+0x10c>
+ 800037c: f091 0f00 teq r1, #0
+ 8000380: bf04 itt eq
+ 8000382: 4601 moveq r1, r0
+ 8000384: 2000 moveq r0, #0
+ 8000386: fab1 f381 clz r3, r1
+ 800038a: bf08 it eq
+ 800038c: 3320 addeq r3, #32
+ 800038e: f1a3 030b sub.w r3, r3, #11
+ 8000392: f1b3 0220 subs.w r2, r3, #32
+ 8000396: da0c bge.n 80003b2 <__adddf3+0x16e>
+ 8000398: 320c adds r2, #12
+ 800039a: dd08 ble.n 80003ae <__adddf3+0x16a>
+ 800039c: f102 0c14 add.w ip, r2, #20
+ 80003a0: f1c2 020c rsb r2, r2, #12
+ 80003a4: fa01 f00c lsl.w r0, r1, ip
+ 80003a8: fa21 f102 lsr.w r1, r1, r2
+ 80003ac: e00c b.n 80003c8 <__adddf3+0x184>
+ 80003ae: f102 0214 add.w r2, r2, #20
+ 80003b2: bfd8 it le
+ 80003b4: f1c2 0c20 rsble ip, r2, #32
+ 80003b8: fa01 f102 lsl.w r1, r1, r2
+ 80003bc: fa20 fc0c lsr.w ip, r0, ip
+ 80003c0: bfdc itt le
+ 80003c2: ea41 010c orrle.w r1, r1, ip
+ 80003c6: 4090 lslle r0, r2
+ 80003c8: 1ae4 subs r4, r4, r3
+ 80003ca: bfa2 ittt ge
+ 80003cc: eb01 5104 addge.w r1, r1, r4, lsl #20
+ 80003d0: 4329 orrge r1, r5
+ 80003d2: bd30 popge {r4, r5, pc}
+ 80003d4: ea6f 0404 mvn.w r4, r4
+ 80003d8: 3c1f subs r4, #31
+ 80003da: da1c bge.n 8000416 <__adddf3+0x1d2>
+ 80003dc: 340c adds r4, #12
+ 80003de: dc0e bgt.n 80003fe <__adddf3+0x1ba>
+ 80003e0: f104 0414 add.w r4, r4, #20
+ 80003e4: f1c4 0220 rsb r2, r4, #32
+ 80003e8: fa20 f004 lsr.w r0, r0, r4
+ 80003ec: fa01 f302 lsl.w r3, r1, r2
+ 80003f0: ea40 0003 orr.w r0, r0, r3
+ 80003f4: fa21 f304 lsr.w r3, r1, r4
+ 80003f8: ea45 0103 orr.w r1, r5, r3
+ 80003fc: bd30 pop {r4, r5, pc}
+ 80003fe: f1c4 040c rsb r4, r4, #12
+ 8000402: f1c4 0220 rsb r2, r4, #32
+ 8000406: fa20 f002 lsr.w r0, r0, r2
+ 800040a: fa01 f304 lsl.w r3, r1, r4
+ 800040e: ea40 0003 orr.w r0, r0, r3
+ 8000412: 4629 mov r1, r5
+ 8000414: bd30 pop {r4, r5, pc}
+ 8000416: fa21 f004 lsr.w r0, r1, r4
+ 800041a: 4629 mov r1, r5
+ 800041c: bd30 pop {r4, r5, pc}
+ 800041e: f094 0f00 teq r4, #0
+ 8000422: f483 1380 eor.w r3, r3, #1048576 ; 0x100000
+ 8000426: bf06 itte eq
+ 8000428: f481 1180 eoreq.w r1, r1, #1048576 ; 0x100000
+ 800042c: 3401 addeq r4, #1
+ 800042e: 3d01 subne r5, #1
+ 8000430: e74e b.n 80002d0 <__adddf3+0x8c>
+ 8000432: ea7f 5c64 mvns.w ip, r4, asr #21
+ 8000436: bf18 it ne
+ 8000438: ea7f 5c65 mvnsne.w ip, r5, asr #21
+ 800043c: d029 beq.n 8000492 <__adddf3+0x24e>
+ 800043e: ea94 0f05 teq r4, r5
+ 8000442: bf08 it eq
+ 8000444: ea90 0f02 teqeq r0, r2
+ 8000448: d005 beq.n 8000456 <__adddf3+0x212>
+ 800044a: ea54 0c00 orrs.w ip, r4, r0
+ 800044e: bf04 itt eq
+ 8000450: 4619 moveq r1, r3
+ 8000452: 4610 moveq r0, r2
+ 8000454: bd30 pop {r4, r5, pc}
+ 8000456: ea91 0f03 teq r1, r3
+ 800045a: bf1e ittt ne
+ 800045c: 2100 movne r1, #0
+ 800045e: 2000 movne r0, #0
+ 8000460: bd30 popne {r4, r5, pc}
+ 8000462: ea5f 5c54 movs.w ip, r4, lsr #21
+ 8000466: d105 bne.n 8000474 <__adddf3+0x230>
+ 8000468: 0040 lsls r0, r0, #1
+ 800046a: 4149 adcs r1, r1
+ 800046c: bf28 it cs
+ 800046e: f041 4100 orrcs.w r1, r1, #2147483648 ; 0x80000000
+ 8000472: bd30 pop {r4, r5, pc}
+ 8000474: f514 0480 adds.w r4, r4, #4194304 ; 0x400000
+ 8000478: bf3c itt cc
+ 800047a: f501 1180 addcc.w r1, r1, #1048576 ; 0x100000
+ 800047e: bd30 popcc {r4, r5, pc}
+ 8000480: f001 4500 and.w r5, r1, #2147483648 ; 0x80000000
+ 8000484: f045 41fe orr.w r1, r5, #2130706432 ; 0x7f000000
+ 8000488: f441 0170 orr.w r1, r1, #15728640 ; 0xf00000
+ 800048c: f04f 0000 mov.w r0, #0
+ 8000490: bd30 pop {r4, r5, pc}
+ 8000492: ea7f 5c64 mvns.w ip, r4, asr #21
+ 8000496: bf1a itte ne
+ 8000498: 4619 movne r1, r3
+ 800049a: 4610 movne r0, r2
+ 800049c: ea7f 5c65 mvnseq.w ip, r5, asr #21
+ 80004a0: bf1c itt ne
+ 80004a2: 460b movne r3, r1
+ 80004a4: 4602 movne r2, r0
+ 80004a6: ea50 3401 orrs.w r4, r0, r1, lsl #12
+ 80004aa: bf06 itte eq
+ 80004ac: ea52 3503 orrseq.w r5, r2, r3, lsl #12
+ 80004b0: ea91 0f03 teqeq r1, r3
+ 80004b4: f441 2100 orrne.w r1, r1, #524288 ; 0x80000
+ 80004b8: bd30 pop {r4, r5, pc}
+ 80004ba: bf00 nop
+
+080004bc <__aeabi_ui2d>:
+ 80004bc: f090 0f00 teq r0, #0
+ 80004c0: bf04 itt eq
+ 80004c2: 2100 moveq r1, #0
+ 80004c4: 4770 bxeq lr
+ 80004c6: b530 push {r4, r5, lr}
+ 80004c8: f44f 6480 mov.w r4, #1024 ; 0x400
+ 80004cc: f104 0432 add.w r4, r4, #50 ; 0x32
+ 80004d0: f04f 0500 mov.w r5, #0
+ 80004d4: f04f 0100 mov.w r1, #0
+ 80004d8: e750 b.n 800037c <__adddf3+0x138>
+ 80004da: bf00 nop
+
+080004dc <__aeabi_i2d>:
+ 80004dc: f090 0f00 teq r0, #0
+ 80004e0: bf04 itt eq
+ 80004e2: 2100 moveq r1, #0
+ 80004e4: 4770 bxeq lr
+ 80004e6: b530 push {r4, r5, lr}
+ 80004e8: f44f 6480 mov.w r4, #1024 ; 0x400
+ 80004ec: f104 0432 add.w r4, r4, #50 ; 0x32
+ 80004f0: f010 4500 ands.w r5, r0, #2147483648 ; 0x80000000
+ 80004f4: bf48 it mi
+ 80004f6: 4240 negmi r0, r0
+ 80004f8: f04f 0100 mov.w r1, #0
+ 80004fc: e73e b.n 800037c <__adddf3+0x138>
+ 80004fe: bf00 nop
+
+08000500 <__aeabi_f2d>:
+ 8000500: 0042 lsls r2, r0, #1
+ 8000502: ea4f 01e2 mov.w r1, r2, asr #3
+ 8000506: ea4f 0131 mov.w r1, r1, rrx
+ 800050a: ea4f 7002 mov.w r0, r2, lsl #28
+ 800050e: bf1f itttt ne
+ 8000510: f012 437f andsne.w r3, r2, #4278190080 ; 0xff000000
+ 8000514: f093 4f7f teqne r3, #4278190080 ; 0xff000000
+ 8000518: f081 5160 eorne.w r1, r1, #939524096 ; 0x38000000
+ 800051c: 4770 bxne lr
+ 800051e: f032 427f bics.w r2, r2, #4278190080 ; 0xff000000
+ 8000522: bf08 it eq
+ 8000524: 4770 bxeq lr
+ 8000526: f093 4f7f teq r3, #4278190080 ; 0xff000000
+ 800052a: bf04 itt eq
+ 800052c: f441 2100 orreq.w r1, r1, #524288 ; 0x80000
+ 8000530: 4770 bxeq lr
+ 8000532: b530 push {r4, r5, lr}
+ 8000534: f44f 7460 mov.w r4, #896 ; 0x380
+ 8000538: f001 4500 and.w r5, r1, #2147483648 ; 0x80000000
+ 800053c: f021 4100 bic.w r1, r1, #2147483648 ; 0x80000000
+ 8000540: e71c b.n 800037c <__adddf3+0x138>
+ 8000542: bf00 nop
+
+08000544 <__aeabi_ul2d>:
+ 8000544: ea50 0201 orrs.w r2, r0, r1
+ 8000548: bf08 it eq
+ 800054a: 4770 bxeq lr
+ 800054c: b530 push {r4, r5, lr}
+ 800054e: f04f 0500 mov.w r5, #0
+ 8000552: e00a b.n 800056a <__aeabi_l2d+0x16>
+
+08000554 <__aeabi_l2d>:
+ 8000554: ea50 0201 orrs.w r2, r0, r1
+ 8000558: bf08 it eq
+ 800055a: 4770 bxeq lr
+ 800055c: b530 push {r4, r5, lr}
+ 800055e: f011 4500 ands.w r5, r1, #2147483648 ; 0x80000000
+ 8000562: d502 bpl.n 800056a <__aeabi_l2d+0x16>
+ 8000564: 4240 negs r0, r0
+ 8000566: eb61 0141 sbc.w r1, r1, r1, lsl #1
+ 800056a: f44f 6480 mov.w r4, #1024 ; 0x400
+ 800056e: f104 0432 add.w r4, r4, #50 ; 0x32
+ 8000572: ea5f 5c91 movs.w ip, r1, lsr #22
+ 8000576: f43f aed8 beq.w 800032a <__adddf3+0xe6>
+ 800057a: f04f 0203 mov.w r2, #3
+ 800057e: ea5f 0cdc movs.w ip, ip, lsr #3
+ 8000582: bf18 it ne
+ 8000584: 3203 addne r2, #3
+ 8000586: ea5f 0cdc movs.w ip, ip, lsr #3
+ 800058a: bf18 it ne
+ 800058c: 3203 addne r2, #3
+ 800058e: eb02 02dc add.w r2, r2, ip, lsr #3
+ 8000592: f1c2 0320 rsb r3, r2, #32
+ 8000596: fa00 fc03 lsl.w ip, r0, r3
+ 800059a: fa20 f002 lsr.w r0, r0, r2
+ 800059e: fa01 fe03 lsl.w lr, r1, r3
+ 80005a2: ea40 000e orr.w r0, r0, lr
+ 80005a6: fa21 f102 lsr.w r1, r1, r2
+ 80005aa: 4414 add r4, r2
+ 80005ac: e6bd b.n 800032a <__adddf3+0xe6>
+ 80005ae: bf00 nop
+
+080005b0 <__aeabi_dmul>:
+ 80005b0: b570 push {r4, r5, r6, lr}
+ 80005b2: f04f 0cff mov.w ip, #255 ; 0xff
+ 80005b6: f44c 6ce0 orr.w ip, ip, #1792 ; 0x700
+ 80005ba: ea1c 5411 ands.w r4, ip, r1, lsr #20
+ 80005be: bf1d ittte ne
+ 80005c0: ea1c 5513 andsne.w r5, ip, r3, lsr #20
+ 80005c4: ea94 0f0c teqne r4, ip
+ 80005c8: ea95 0f0c teqne r5, ip
+ 80005cc: f000 f8de bleq 800078c <__aeabi_dmul+0x1dc>
+ 80005d0: 442c add r4, r5
+ 80005d2: ea81 0603 eor.w r6, r1, r3
+ 80005d6: ea21 514c bic.w r1, r1, ip, lsl #21
+ 80005da: ea23 534c bic.w r3, r3, ip, lsl #21
+ 80005de: ea50 3501 orrs.w r5, r0, r1, lsl #12
+ 80005e2: bf18 it ne
+ 80005e4: ea52 3503 orrsne.w r5, r2, r3, lsl #12
+ 80005e8: f441 1180 orr.w r1, r1, #1048576 ; 0x100000
+ 80005ec: f443 1380 orr.w r3, r3, #1048576 ; 0x100000
+ 80005f0: d038 beq.n 8000664 <__aeabi_dmul+0xb4>
+ 80005f2: fba0 ce02 umull ip, lr, r0, r2
+ 80005f6: f04f 0500 mov.w r5, #0
+ 80005fa: fbe1 e502 umlal lr, r5, r1, r2
+ 80005fe: f006 4200 and.w r2, r6, #2147483648 ; 0x80000000
+ 8000602: fbe0 e503 umlal lr, r5, r0, r3
+ 8000606: f04f 0600 mov.w r6, #0
+ 800060a: fbe1 5603 umlal r5, r6, r1, r3
+ 800060e: f09c 0f00 teq ip, #0
+ 8000612: bf18 it ne
+ 8000614: f04e 0e01 orrne.w lr, lr, #1
+ 8000618: f1a4 04ff sub.w r4, r4, #255 ; 0xff
+ 800061c: f5b6 7f00 cmp.w r6, #512 ; 0x200
+ 8000620: f564 7440 sbc.w r4, r4, #768 ; 0x300
+ 8000624: d204 bcs.n 8000630 <__aeabi_dmul+0x80>
+ 8000626: ea5f 0e4e movs.w lr, lr, lsl #1
+ 800062a: 416d adcs r5, r5
+ 800062c: eb46 0606 adc.w r6, r6, r6
+ 8000630: ea42 21c6 orr.w r1, r2, r6, lsl #11
+ 8000634: ea41 5155 orr.w r1, r1, r5, lsr #21
+ 8000638: ea4f 20c5 mov.w r0, r5, lsl #11
+ 800063c: ea40 505e orr.w r0, r0, lr, lsr #21
+ 8000640: ea4f 2ece mov.w lr, lr, lsl #11
+ 8000644: f1b4 0cfd subs.w ip, r4, #253 ; 0xfd
+ 8000648: bf88 it hi
+ 800064a: f5bc 6fe0 cmphi.w ip, #1792 ; 0x700
+ 800064e: d81e bhi.n 800068e <__aeabi_dmul+0xde>
+ 8000650: f1be 4f00 cmp.w lr, #2147483648 ; 0x80000000
+ 8000654: bf08 it eq
+ 8000656: ea5f 0e50 movseq.w lr, r0, lsr #1
+ 800065a: f150 0000 adcs.w r0, r0, #0
+ 800065e: eb41 5104 adc.w r1, r1, r4, lsl #20
+ 8000662: bd70 pop {r4, r5, r6, pc}
+ 8000664: f006 4600 and.w r6, r6, #2147483648 ; 0x80000000
+ 8000668: ea46 0101 orr.w r1, r6, r1
+ 800066c: ea40 0002 orr.w r0, r0, r2
+ 8000670: ea81 0103 eor.w r1, r1, r3
+ 8000674: ebb4 045c subs.w r4, r4, ip, lsr #1
+ 8000678: bfc2 ittt gt
+ 800067a: ebd4 050c rsbsgt r5, r4, ip
+ 800067e: ea41 5104 orrgt.w r1, r1, r4, lsl #20
+ 8000682: bd70 popgt {r4, r5, r6, pc}
+ 8000684: f441 1180 orr.w r1, r1, #1048576 ; 0x100000
+ 8000688: f04f 0e00 mov.w lr, #0
+ 800068c: 3c01 subs r4, #1
+ 800068e: f300 80ab bgt.w 80007e8 <__aeabi_dmul+0x238>
+ 8000692: f114 0f36 cmn.w r4, #54 ; 0x36
+ 8000696: bfde ittt le
+ 8000698: 2000 movle r0, #0
+ 800069a: f001 4100 andle.w r1, r1, #2147483648 ; 0x80000000
+ 800069e: bd70 pople {r4, r5, r6, pc}
+ 80006a0: f1c4 0400 rsb r4, r4, #0
+ 80006a4: 3c20 subs r4, #32
+ 80006a6: da35 bge.n 8000714 <__aeabi_dmul+0x164>
+ 80006a8: 340c adds r4, #12
+ 80006aa: dc1b bgt.n 80006e4 <__aeabi_dmul+0x134>
+ 80006ac: f104 0414 add.w r4, r4, #20
+ 80006b0: f1c4 0520 rsb r5, r4, #32
+ 80006b4: fa00 f305 lsl.w r3, r0, r5
+ 80006b8: fa20 f004 lsr.w r0, r0, r4
+ 80006bc: fa01 f205 lsl.w r2, r1, r5
+ 80006c0: ea40 0002 orr.w r0, r0, r2
+ 80006c4: f001 4200 and.w r2, r1, #2147483648 ; 0x80000000
+ 80006c8: f021 4100 bic.w r1, r1, #2147483648 ; 0x80000000
+ 80006cc: eb10 70d3 adds.w r0, r0, r3, lsr #31
+ 80006d0: fa21 f604 lsr.w r6, r1, r4
+ 80006d4: eb42 0106 adc.w r1, r2, r6
+ 80006d8: ea5e 0e43 orrs.w lr, lr, r3, lsl #1
+ 80006dc: bf08 it eq
+ 80006de: ea20 70d3 biceq.w r0, r0, r3, lsr #31
+ 80006e2: bd70 pop {r4, r5, r6, pc}
+ 80006e4: f1c4 040c rsb r4, r4, #12
+ 80006e8: f1c4 0520 rsb r5, r4, #32
+ 80006ec: fa00 f304 lsl.w r3, r0, r4
+ 80006f0: fa20 f005 lsr.w r0, r0, r5
+ 80006f4: fa01 f204 lsl.w r2, r1, r4
+ 80006f8: ea40 0002 orr.w r0, r0, r2
+ 80006fc: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
+ 8000700: eb10 70d3 adds.w r0, r0, r3, lsr #31
+ 8000704: f141 0100 adc.w r1, r1, #0
+ 8000708: ea5e 0e43 orrs.w lr, lr, r3, lsl #1
+ 800070c: bf08 it eq
+ 800070e: ea20 70d3 biceq.w r0, r0, r3, lsr #31
+ 8000712: bd70 pop {r4, r5, r6, pc}
+ 8000714: f1c4 0520 rsb r5, r4, #32
+ 8000718: fa00 f205 lsl.w r2, r0, r5
+ 800071c: ea4e 0e02 orr.w lr, lr, r2
+ 8000720: fa20 f304 lsr.w r3, r0, r4
+ 8000724: fa01 f205 lsl.w r2, r1, r5
+ 8000728: ea43 0302 orr.w r3, r3, r2
+ 800072c: fa21 f004 lsr.w r0, r1, r4
+ 8000730: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
+ 8000734: fa21 f204 lsr.w r2, r1, r4
+ 8000738: ea20 0002 bic.w r0, r0, r2
+ 800073c: eb00 70d3 add.w r0, r0, r3, lsr #31
+ 8000740: ea5e 0e43 orrs.w lr, lr, r3, lsl #1
+ 8000744: bf08 it eq
+ 8000746: ea20 70d3 biceq.w r0, r0, r3, lsr #31
+ 800074a: bd70 pop {r4, r5, r6, pc}
+ 800074c: f094 0f00 teq r4, #0
+ 8000750: d10f bne.n 8000772 <__aeabi_dmul+0x1c2>
+ 8000752: f001 4600 and.w r6, r1, #2147483648 ; 0x80000000
+ 8000756: 0040 lsls r0, r0, #1
+ 8000758: eb41 0101 adc.w r1, r1, r1
+ 800075c: f411 1f80 tst.w r1, #1048576 ; 0x100000
+ 8000760: bf08 it eq
+ 8000762: 3c01 subeq r4, #1
+ 8000764: d0f7 beq.n 8000756 <__aeabi_dmul+0x1a6>
+ 8000766: ea41 0106 orr.w r1, r1, r6
+ 800076a: f095 0f00 teq r5, #0
+ 800076e: bf18 it ne
+ 8000770: 4770 bxne lr
+ 8000772: f003 4600 and.w r6, r3, #2147483648 ; 0x80000000
+ 8000776: 0052 lsls r2, r2, #1
+ 8000778: eb43 0303 adc.w r3, r3, r3
+ 800077c: f413 1f80 tst.w r3, #1048576 ; 0x100000
+ 8000780: bf08 it eq
+ 8000782: 3d01 subeq r5, #1
+ 8000784: d0f7 beq.n 8000776 <__aeabi_dmul+0x1c6>
+ 8000786: ea43 0306 orr.w r3, r3, r6
+ 800078a: 4770 bx lr
+ 800078c: ea94 0f0c teq r4, ip
+ 8000790: ea0c 5513 and.w r5, ip, r3, lsr #20
+ 8000794: bf18 it ne
+ 8000796: ea95 0f0c teqne r5, ip
+ 800079a: d00c beq.n 80007b6 <__aeabi_dmul+0x206>
+ 800079c: ea50 0641 orrs.w r6, r0, r1, lsl #1
+ 80007a0: bf18 it ne
+ 80007a2: ea52 0643 orrsne.w r6, r2, r3, lsl #1
+ 80007a6: d1d1 bne.n 800074c <__aeabi_dmul+0x19c>
+ 80007a8: ea81 0103 eor.w r1, r1, r3
+ 80007ac: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
+ 80007b0: f04f 0000 mov.w r0, #0
+ 80007b4: bd70 pop {r4, r5, r6, pc}
+ 80007b6: ea50 0641 orrs.w r6, r0, r1, lsl #1
+ 80007ba: bf06 itte eq
+ 80007bc: 4610 moveq r0, r2
+ 80007be: 4619 moveq r1, r3
+ 80007c0: ea52 0643 orrsne.w r6, r2, r3, lsl #1
+ 80007c4: d019 beq.n 80007fa <__aeabi_dmul+0x24a>
+ 80007c6: ea94 0f0c teq r4, ip
+ 80007ca: d102 bne.n 80007d2 <__aeabi_dmul+0x222>
+ 80007cc: ea50 3601 orrs.w r6, r0, r1, lsl #12
+ 80007d0: d113 bne.n 80007fa <__aeabi_dmul+0x24a>
+ 80007d2: ea95 0f0c teq r5, ip
+ 80007d6: d105 bne.n 80007e4 <__aeabi_dmul+0x234>
+ 80007d8: ea52 3603 orrs.w r6, r2, r3, lsl #12
+ 80007dc: bf1c itt ne
+ 80007de: 4610 movne r0, r2
+ 80007e0: 4619 movne r1, r3
+ 80007e2: d10a bne.n 80007fa <__aeabi_dmul+0x24a>
+ 80007e4: ea81 0103 eor.w r1, r1, r3
+ 80007e8: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
+ 80007ec: f041 41fe orr.w r1, r1, #2130706432 ; 0x7f000000
+ 80007f0: f441 0170 orr.w r1, r1, #15728640 ; 0xf00000
+ 80007f4: f04f 0000 mov.w r0, #0
+ 80007f8: bd70 pop {r4, r5, r6, pc}
+ 80007fa: f041 41fe orr.w r1, r1, #2130706432 ; 0x7f000000
+ 80007fe: f441 0178 orr.w r1, r1, #16252928 ; 0xf80000
+ 8000802: bd70 pop {r4, r5, r6, pc}
+
+08000804 <__aeabi_ddiv>:
+ 8000804: b570 push {r4, r5, r6, lr}
+ 8000806: f04f 0cff mov.w ip, #255 ; 0xff
+ 800080a: f44c 6ce0 orr.w ip, ip, #1792 ; 0x700
+ 800080e: ea1c 5411 ands.w r4, ip, r1, lsr #20
+ 8000812: bf1d ittte ne
+ 8000814: ea1c 5513 andsne.w r5, ip, r3, lsr #20
+ 8000818: ea94 0f0c teqne r4, ip
+ 800081c: ea95 0f0c teqne r5, ip
+ 8000820: f000 f8a7 bleq 8000972 <__aeabi_ddiv+0x16e>
+ 8000824: eba4 0405 sub.w r4, r4, r5
+ 8000828: ea81 0e03 eor.w lr, r1, r3
+ 800082c: ea52 3503 orrs.w r5, r2, r3, lsl #12
+ 8000830: ea4f 3101 mov.w r1, r1, lsl #12
+ 8000834: f000 8088 beq.w 8000948 <__aeabi_ddiv+0x144>
+ 8000838: ea4f 3303 mov.w r3, r3, lsl #12
+ 800083c: f04f 5580 mov.w r5, #268435456 ; 0x10000000
+ 8000840: ea45 1313 orr.w r3, r5, r3, lsr #4
+ 8000844: ea43 6312 orr.w r3, r3, r2, lsr #24
+ 8000848: ea4f 2202 mov.w r2, r2, lsl #8
+ 800084c: ea45 1511 orr.w r5, r5, r1, lsr #4
+ 8000850: ea45 6510 orr.w r5, r5, r0, lsr #24
+ 8000854: ea4f 2600 mov.w r6, r0, lsl #8
+ 8000858: f00e 4100 and.w r1, lr, #2147483648 ; 0x80000000
+ 800085c: 429d cmp r5, r3
+ 800085e: bf08 it eq
+ 8000860: 4296 cmpeq r6, r2
+ 8000862: f144 04fd adc.w r4, r4, #253 ; 0xfd
+ 8000866: f504 7440 add.w r4, r4, #768 ; 0x300
+ 800086a: d202 bcs.n 8000872 <__aeabi_ddiv+0x6e>
+ 800086c: 085b lsrs r3, r3, #1
+ 800086e: ea4f 0232 mov.w r2, r2, rrx
+ 8000872: 1ab6 subs r6, r6, r2
+ 8000874: eb65 0503 sbc.w r5, r5, r3
+ 8000878: 085b lsrs r3, r3, #1
+ 800087a: ea4f 0232 mov.w r2, r2, rrx
+ 800087e: f44f 1080 mov.w r0, #1048576 ; 0x100000
+ 8000882: f44f 2c00 mov.w ip, #524288 ; 0x80000
+ 8000886: ebb6 0e02 subs.w lr, r6, r2
+ 800088a: eb75 0e03 sbcs.w lr, r5, r3
+ 800088e: bf22 ittt cs
+ 8000890: 1ab6 subcs r6, r6, r2
+ 8000892: 4675 movcs r5, lr
+ 8000894: ea40 000c orrcs.w r0, r0, ip
+ 8000898: 085b lsrs r3, r3, #1
+ 800089a: ea4f 0232 mov.w r2, r2, rrx
+ 800089e: ebb6 0e02 subs.w lr, r6, r2
+ 80008a2: eb75 0e03 sbcs.w lr, r5, r3
+ 80008a6: bf22 ittt cs
+ 80008a8: 1ab6 subcs r6, r6, r2
+ 80008aa: 4675 movcs r5, lr
+ 80008ac: ea40 005c orrcs.w r0, r0, ip, lsr #1
+ 80008b0: 085b lsrs r3, r3, #1
+ 80008b2: ea4f 0232 mov.w r2, r2, rrx
+ 80008b6: ebb6 0e02 subs.w lr, r6, r2
+ 80008ba: eb75 0e03 sbcs.w lr, r5, r3
+ 80008be: bf22 ittt cs
+ 80008c0: 1ab6 subcs r6, r6, r2
+ 80008c2: 4675 movcs r5, lr
+ 80008c4: ea40 009c orrcs.w r0, r0, ip, lsr #2
+ 80008c8: 085b lsrs r3, r3, #1
+ 80008ca: ea4f 0232 mov.w r2, r2, rrx
+ 80008ce: ebb6 0e02 subs.w lr, r6, r2
+ 80008d2: eb75 0e03 sbcs.w lr, r5, r3
+ 80008d6: bf22 ittt cs
+ 80008d8: 1ab6 subcs r6, r6, r2
+ 80008da: 4675 movcs r5, lr
+ 80008dc: ea40 00dc orrcs.w r0, r0, ip, lsr #3
+ 80008e0: ea55 0e06 orrs.w lr, r5, r6
+ 80008e4: d018 beq.n 8000918 <__aeabi_ddiv+0x114>
+ 80008e6: ea4f 1505 mov.w r5, r5, lsl #4
+ 80008ea: ea45 7516 orr.w r5, r5, r6, lsr #28
+ 80008ee: ea4f 1606 mov.w r6, r6, lsl #4
+ 80008f2: ea4f 03c3 mov.w r3, r3, lsl #3
+ 80008f6: ea43 7352 orr.w r3, r3, r2, lsr #29
+ 80008fa: ea4f 02c2 mov.w r2, r2, lsl #3
+ 80008fe: ea5f 1c1c movs.w ip, ip, lsr #4
+ 8000902: d1c0 bne.n 8000886 <__aeabi_ddiv+0x82>
+ 8000904: f411 1f80 tst.w r1, #1048576 ; 0x100000
+ 8000908: d10b bne.n 8000922 <__aeabi_ddiv+0x11e>
+ 800090a: ea41 0100 orr.w r1, r1, r0
+ 800090e: f04f 0000 mov.w r0, #0
+ 8000912: f04f 4c00 mov.w ip, #2147483648 ; 0x80000000
+ 8000916: e7b6 b.n 8000886 <__aeabi_ddiv+0x82>
+ 8000918: f411 1f80 tst.w r1, #1048576 ; 0x100000
+ 800091c: bf04 itt eq
+ 800091e: 4301 orreq r1, r0
+ 8000920: 2000 moveq r0, #0
+ 8000922: f1b4 0cfd subs.w ip, r4, #253 ; 0xfd
+ 8000926: bf88 it hi
+ 8000928: f5bc 6fe0 cmphi.w ip, #1792 ; 0x700
+ 800092c: f63f aeaf bhi.w 800068e <__aeabi_dmul+0xde>
+ 8000930: ebb5 0c03 subs.w ip, r5, r3
+ 8000934: bf04 itt eq
+ 8000936: ebb6 0c02 subseq.w ip, r6, r2
+ 800093a: ea5f 0c50 movseq.w ip, r0, lsr #1
+ 800093e: f150 0000 adcs.w r0, r0, #0
+ 8000942: eb41 5104 adc.w r1, r1, r4, lsl #20
+ 8000946: bd70 pop {r4, r5, r6, pc}
+ 8000948: f00e 4e00 and.w lr, lr, #2147483648 ; 0x80000000
+ 800094c: ea4e 3111 orr.w r1, lr, r1, lsr #12
+ 8000950: eb14 045c adds.w r4, r4, ip, lsr #1
+ 8000954: bfc2 ittt gt
+ 8000956: ebd4 050c rsbsgt r5, r4, ip
+ 800095a: ea41 5104 orrgt.w r1, r1, r4, lsl #20
+ 800095e: bd70 popgt {r4, r5, r6, pc}
+ 8000960: f441 1180 orr.w r1, r1, #1048576 ; 0x100000
+ 8000964: f04f 0e00 mov.w lr, #0
+ 8000968: 3c01 subs r4, #1
+ 800096a: e690 b.n 800068e <__aeabi_dmul+0xde>
+ 800096c: ea45 0e06 orr.w lr, r5, r6
+ 8000970: e68d b.n 800068e <__aeabi_dmul+0xde>
+ 8000972: ea0c 5513 and.w r5, ip, r3, lsr #20
+ 8000976: ea94 0f0c teq r4, ip
+ 800097a: bf08 it eq
+ 800097c: ea95 0f0c teqeq r5, ip
+ 8000980: f43f af3b beq.w 80007fa <__aeabi_dmul+0x24a>
+ 8000984: ea94 0f0c teq r4, ip
+ 8000988: d10a bne.n 80009a0 <__aeabi_ddiv+0x19c>
+ 800098a: ea50 3401 orrs.w r4, r0, r1, lsl #12
+ 800098e: f47f af34 bne.w 80007fa <__aeabi_dmul+0x24a>
+ 8000992: ea95 0f0c teq r5, ip
+ 8000996: f47f af25 bne.w 80007e4 <__aeabi_dmul+0x234>
+ 800099a: 4610 mov r0, r2
+ 800099c: 4619 mov r1, r3
+ 800099e: e72c b.n 80007fa <__aeabi_dmul+0x24a>
+ 80009a0: ea95 0f0c teq r5, ip
+ 80009a4: d106 bne.n 80009b4 <__aeabi_ddiv+0x1b0>
+ 80009a6: ea52 3503 orrs.w r5, r2, r3, lsl #12
+ 80009aa: f43f aefd beq.w 80007a8 <__aeabi_dmul+0x1f8>
+ 80009ae: 4610 mov r0, r2
+ 80009b0: 4619 mov r1, r3
+ 80009b2: e722 b.n 80007fa <__aeabi_dmul+0x24a>
+ 80009b4: ea50 0641 orrs.w r6, r0, r1, lsl #1
+ 80009b8: bf18 it ne
+ 80009ba: ea52 0643 orrsne.w r6, r2, r3, lsl #1
+ 80009be: f47f aec5 bne.w 800074c <__aeabi_dmul+0x19c>
+ 80009c2: ea50 0441 orrs.w r4, r0, r1, lsl #1
+ 80009c6: f47f af0d bne.w 80007e4 <__aeabi_dmul+0x234>
+ 80009ca: ea52 0543 orrs.w r5, r2, r3, lsl #1
+ 80009ce: f47f aeeb bne.w 80007a8 <__aeabi_dmul+0x1f8>
+ 80009d2: e712 b.n 80007fa <__aeabi_dmul+0x24a>
+
+080009d4 <__gedf2>:
+ 80009d4: f04f 3cff mov.w ip, #4294967295 ; 0xffffffff
+ 80009d8: e006 b.n 80009e8 <__cmpdf2+0x4>
+ 80009da: bf00 nop
+
+080009dc <__ledf2>:
+ 80009dc: f04f 0c01 mov.w ip, #1
+ 80009e0: e002 b.n 80009e8 <__cmpdf2+0x4>
+ 80009e2: bf00 nop
+
+080009e4 <__cmpdf2>:
+ 80009e4: f04f 0c01 mov.w ip, #1
+ 80009e8: f84d cd04 str.w ip, [sp, #-4]!
+ 80009ec: ea4f 0c41 mov.w ip, r1, lsl #1
+ 80009f0: ea7f 5c6c mvns.w ip, ip, asr #21
+ 80009f4: ea4f 0c43 mov.w ip, r3, lsl #1
+ 80009f8: bf18 it ne
+ 80009fa: ea7f 5c6c mvnsne.w ip, ip, asr #21
+ 80009fe: d01b beq.n 8000a38 <__cmpdf2+0x54>
+ 8000a00: b001 add sp, #4
+ 8000a02: ea50 0c41 orrs.w ip, r0, r1, lsl #1
+ 8000a06: bf0c ite eq
+ 8000a08: ea52 0c43 orrseq.w ip, r2, r3, lsl #1
+ 8000a0c: ea91 0f03 teqne r1, r3
+ 8000a10: bf02 ittt eq
+ 8000a12: ea90 0f02 teqeq r0, r2
+ 8000a16: 2000 moveq r0, #0
+ 8000a18: 4770 bxeq lr
+ 8000a1a: f110 0f00 cmn.w r0, #0
+ 8000a1e: ea91 0f03 teq r1, r3
+ 8000a22: bf58 it pl
+ 8000a24: 4299 cmppl r1, r3
+ 8000a26: bf08 it eq
+ 8000a28: 4290 cmpeq r0, r2
+ 8000a2a: bf2c ite cs
+ 8000a2c: 17d8 asrcs r0, r3, #31
+ 8000a2e: ea6f 70e3 mvncc.w r0, r3, asr #31
+ 8000a32: f040 0001 orr.w r0, r0, #1
+ 8000a36: 4770 bx lr
+ 8000a38: ea4f 0c41 mov.w ip, r1, lsl #1
+ 8000a3c: ea7f 5c6c mvns.w ip, ip, asr #21
+ 8000a40: d102 bne.n 8000a48 <__cmpdf2+0x64>
+ 8000a42: ea50 3c01 orrs.w ip, r0, r1, lsl #12
+ 8000a46: d107 bne.n 8000a58 <__cmpdf2+0x74>
+ 8000a48: ea4f 0c43 mov.w ip, r3, lsl #1
+ 8000a4c: ea7f 5c6c mvns.w ip, ip, asr #21
+ 8000a50: d1d6 bne.n 8000a00 <__cmpdf2+0x1c>
+ 8000a52: ea52 3c03 orrs.w ip, r2, r3, lsl #12
+ 8000a56: d0d3 beq.n 8000a00 <__cmpdf2+0x1c>
+ 8000a58: f85d 0b04 ldr.w r0, [sp], #4
+ 8000a5c: 4770 bx lr
+ 8000a5e: bf00 nop
+
+08000a60 <__aeabi_cdrcmple>:
+ 8000a60: 4684 mov ip, r0
+ 8000a62: 4610 mov r0, r2
+ 8000a64: 4662 mov r2, ip
+ 8000a66: 468c mov ip, r1
+ 8000a68: 4619 mov r1, r3
+ 8000a6a: 4663 mov r3, ip
+ 8000a6c: e000 b.n 8000a70 <__aeabi_cdcmpeq>
+ 8000a6e: bf00 nop
+
+08000a70 <__aeabi_cdcmpeq>:
+ 8000a70: b501 push {r0, lr}
+ 8000a72: f7ff ffb7 bl 80009e4 <__cmpdf2>
+ 8000a76: 2800 cmp r0, #0
+ 8000a78: bf48 it mi
+ 8000a7a: f110 0f00 cmnmi.w r0, #0
+ 8000a7e: bd01 pop {r0, pc}
+
+08000a80 <__aeabi_dcmpeq>:
+ 8000a80: f84d ed08 str.w lr, [sp, #-8]!
+ 8000a84: f7ff fff4 bl 8000a70 <__aeabi_cdcmpeq>
+ 8000a88: bf0c ite eq
+ 8000a8a: 2001 moveq r0, #1
+ 8000a8c: 2000 movne r0, #0
+ 8000a8e: f85d fb08 ldr.w pc, [sp], #8
+ 8000a92: bf00 nop
+
+08000a94 <__aeabi_dcmplt>:
+ 8000a94: f84d ed08 str.w lr, [sp, #-8]!
+ 8000a98: f7ff ffea bl 8000a70 <__aeabi_cdcmpeq>
+ 8000a9c: bf34 ite cc
+ 8000a9e: 2001 movcc r0, #1
+ 8000aa0: 2000 movcs r0, #0
+ 8000aa2: f85d fb08 ldr.w pc, [sp], #8
+ 8000aa6: bf00 nop
+
+08000aa8 <__aeabi_dcmple>:
+ 8000aa8: f84d ed08 str.w lr, [sp, #-8]!
+ 8000aac: f7ff ffe0 bl 8000a70 <__aeabi_cdcmpeq>
+ 8000ab0: bf94 ite ls
+ 8000ab2: 2001 movls r0, #1
+ 8000ab4: 2000 movhi r0, #0
+ 8000ab6: f85d fb08 ldr.w pc, [sp], #8
+ 8000aba: bf00 nop
+
+08000abc <__aeabi_dcmpge>:
+ 8000abc: f84d ed08 str.w lr, [sp, #-8]!
+ 8000ac0: f7ff ffce bl 8000a60 <__aeabi_cdrcmple>
+ 8000ac4: bf94 ite ls
+ 8000ac6: 2001 movls r0, #1
+ 8000ac8: 2000 movhi r0, #0
+ 8000aca: f85d fb08 ldr.w pc, [sp], #8
+ 8000ace: bf00 nop
+
+08000ad0 <__aeabi_dcmpgt>:
+ 8000ad0: f84d ed08 str.w lr, [sp, #-8]!
+ 8000ad4: f7ff ffc4 bl 8000a60 <__aeabi_cdrcmple>
+ 8000ad8: bf34 ite cc
+ 8000ada: 2001 movcc r0, #1
+ 8000adc: 2000 movcs r0, #0
+ 8000ade: f85d fb08 ldr.w pc, [sp], #8
+ 8000ae2: bf00 nop
+
+08000ae4 <__aeabi_dcmpun>:
+ 8000ae4: ea4f 0c41 mov.w ip, r1, lsl #1
+ 8000ae8: ea7f 5c6c mvns.w ip, ip, asr #21
+ 8000aec: d102 bne.n 8000af4 <__aeabi_dcmpun+0x10>
+ 8000aee: ea50 3c01 orrs.w ip, r0, r1, lsl #12
+ 8000af2: d10a bne.n 8000b0a <__aeabi_dcmpun+0x26>
+ 8000af4: ea4f 0c43 mov.w ip, r3, lsl #1
+ 8000af8: ea7f 5c6c mvns.w ip, ip, asr #21
+ 8000afc: d102 bne.n 8000b04 <__aeabi_dcmpun+0x20>
+ 8000afe: ea52 3c03 orrs.w ip, r2, r3, lsl #12
+ 8000b02: d102 bne.n 8000b0a <__aeabi_dcmpun+0x26>
+ 8000b04: f04f 0000 mov.w r0, #0
+ 8000b08: 4770 bx lr
+ 8000b0a: f04f 0001 mov.w r0, #1
+ 8000b0e: 4770 bx lr
+
+08000b10 <__aeabi_d2iz>:
+ 8000b10: ea4f 0241 mov.w r2, r1, lsl #1
+ 8000b14: f512 1200 adds.w r2, r2, #2097152 ; 0x200000
+ 8000b18: d215 bcs.n 8000b46 <__aeabi_d2iz+0x36>
+ 8000b1a: d511 bpl.n 8000b40 <__aeabi_d2iz+0x30>
+ 8000b1c: f46f 7378 mvn.w r3, #992 ; 0x3e0
+ 8000b20: ebb3 5262 subs.w r2, r3, r2, asr #21
+ 8000b24: d912 bls.n 8000b4c <__aeabi_d2iz+0x3c>
+ 8000b26: ea4f 23c1 mov.w r3, r1, lsl #11
+ 8000b2a: f043 4300 orr.w r3, r3, #2147483648 ; 0x80000000
+ 8000b2e: ea43 5350 orr.w r3, r3, r0, lsr #21
+ 8000b32: f011 4f00 tst.w r1, #2147483648 ; 0x80000000
+ 8000b36: fa23 f002 lsr.w r0, r3, r2
+ 8000b3a: bf18 it ne
+ 8000b3c: 4240 negne r0, r0
+ 8000b3e: 4770 bx lr
+ 8000b40: f04f 0000 mov.w r0, #0
+ 8000b44: 4770 bx lr
+ 8000b46: ea50 3001 orrs.w r0, r0, r1, lsl #12
+ 8000b4a: d105 bne.n 8000b58 <__aeabi_d2iz+0x48>
+ 8000b4c: f011 4000 ands.w r0, r1, #2147483648 ; 0x80000000
+ 8000b50: bf08 it eq
+ 8000b52: f06f 4000 mvneq.w r0, #2147483648 ; 0x80000000
+ 8000b56: 4770 bx lr
+ 8000b58: f04f 0000 mov.w r0, #0
+ 8000b5c: 4770 bx lr
+ 8000b5e: bf00 nop
+
+08000b60 :
+/**
+ * @brief The application entry point.
+ * @retval int
+ */
+int main(void)
+{
+ 8000b60: b580 push {r7, lr}
+ 8000b62: af00 add r7, sp, #0
+ /* USER CODE END 1 */
+
+ /* MCU Configuration--------------------------------------------------------*/
+
+ /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+ HAL_Init();
+ 8000b64: f000 fab2 bl 80010cc
+ /* USER CODE BEGIN Init */
+
+ /* USER CODE END Init */
+
+ /* Configure the system clock */
+ SystemClock_Config();
+ 8000b68: f000 f807 bl 8000b7a
+ /* USER CODE BEGIN SysInit */
+
+ /* USER CODE END SysInit */
+
+ /* Initialize all configured peripherals */
+ MX_GPIO_Init();
+ 8000b6c: f000 f84a bl 8000c04
+ MX_FSMC_Init();
+ 8000b70: f000 f89e bl 8000cb0
+ /* USER CODE BEGIN 2 */
+ main_app();
+ 8000b74: f001 fe3e bl 80027f4
+ /* USER CODE END 2 */
+
+ /* Infinite loop */
+ /* USER CODE BEGIN WHILE */
+ while (1)
+ 8000b78: e7fe b.n 8000b78
+
+08000b7a :
+/**
+ * @brief System Clock Configuration
+ * @retval None
+ */
+void SystemClock_Config(void)
+{
+ 8000b7a: b580 push {r7, lr}
+ 8000b7c: b090 sub sp, #64 ; 0x40
+ 8000b7e: af00 add r7, sp, #0
+ RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+ 8000b80: f107 0318 add.w r3, r7, #24
+ 8000b84: 2228 movs r2, #40 ; 0x28
+ 8000b86: 2100 movs r1, #0
+ 8000b88: 4618 mov r0, r3
+ 8000b8a: f001 fe63 bl 8002854
+ RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+ 8000b8e: 1d3b adds r3, r7, #4
+ 8000b90: 2200 movs r2, #0
+ 8000b92: 601a str r2, [r3, #0]
+ 8000b94: 605a str r2, [r3, #4]
+ 8000b96: 609a str r2, [r3, #8]
+ 8000b98: 60da str r2, [r3, #12]
+ 8000b9a: 611a str r2, [r3, #16]
+
+ /** Initializes the RCC Oscillators according to the specified parameters
+ * in the RCC_OscInitTypeDef structure.
+ */
+ RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+ 8000b9c: 2301 movs r3, #1
+ 8000b9e: 61bb str r3, [r7, #24]
+ RCC_OscInitStruct.HSEState = RCC_HSE_ON;
+ 8000ba0: f44f 3380 mov.w r3, #65536 ; 0x10000
+ 8000ba4: 61fb str r3, [r7, #28]
+ RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
+ 8000ba6: 2300 movs r3, #0
+ 8000ba8: 623b str r3, [r7, #32]
+ RCC_OscInitStruct.HSIState = RCC_HSI_ON;
+ 8000baa: 2301 movs r3, #1
+ 8000bac: 62bb str r3, [r7, #40] ; 0x28
+ RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+ 8000bae: 2302 movs r3, #2
+ 8000bb0: 637b str r3, [r7, #52] ; 0x34
+ RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
+ 8000bb2: f44f 3380 mov.w r3, #65536 ; 0x10000
+ 8000bb6: 63bb str r3, [r7, #56] ; 0x38
+ RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
+ 8000bb8: f44f 13e0 mov.w r3, #1835008 ; 0x1c0000
+ 8000bbc: 63fb str r3, [r7, #60] ; 0x3c
+ if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+ 8000bbe: f107 0318 add.w r3, r7, #24
+ 8000bc2: 4618 mov r0, r3
+ 8000bc4: f000 fd98 bl 80016f8
+ 8000bc8: 4603 mov r3, r0
+ 8000bca: 2b00 cmp r3, #0
+ 8000bcc: d001 beq.n 8000bd2
+ {
+ Error_Handler();
+ 8000bce: f000 f8d3 bl 8000d78
+ }
+ /** Initializes the CPU, AHB and APB buses clocks
+ */
+ RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+ 8000bd2: 230f movs r3, #15
+ 8000bd4: 607b str r3, [r7, #4]
+ |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+ RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+ 8000bd6: 2302 movs r3, #2
+ 8000bd8: 60bb str r3, [r7, #8]
+ RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+ 8000bda: 2300 movs r3, #0
+ 8000bdc: 60fb str r3, [r7, #12]
+ RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
+ 8000bde: f44f 6380 mov.w r3, #1024 ; 0x400
+ 8000be2: 613b str r3, [r7, #16]
+ RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+ 8000be4: 2300 movs r3, #0
+ 8000be6: 617b str r3, [r7, #20]
+
+ if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
+ 8000be8: 1d3b adds r3, r7, #4
+ 8000bea: 2102 movs r1, #2
+ 8000bec: 4618 mov r0, r3
+ 8000bee: f001 f803 bl 8001bf8
+ 8000bf2: 4603 mov r3, r0
+ 8000bf4: 2b00 cmp r3, #0
+ 8000bf6: d001 beq.n 8000bfc
+ {
+ Error_Handler();
+ 8000bf8: f000 f8be bl 8000d78
+ }
+}
+ 8000bfc: bf00 nop
+ 8000bfe: 3740 adds r7, #64 ; 0x40
+ 8000c00: 46bd mov sp, r7
+ 8000c02: bd80 pop {r7, pc}
+
+08000c04 :
+ * @brief GPIO Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_GPIO_Init(void)
+{
+ 8000c04: b580 push {r7, lr}
+ 8000c06: b088 sub sp, #32
+ 8000c08: af00 add r7, sp, #0
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+ 8000c0a: f107 0310 add.w r3, r7, #16
+ 8000c0e: 2200 movs r2, #0
+ 8000c10: 601a str r2, [r3, #0]
+ 8000c12: 605a str r2, [r3, #4]
+ 8000c14: 609a str r2, [r3, #8]
+ 8000c16: 60da str r2, [r3, #12]
+
+ /* GPIO Ports Clock Enable */
+ __HAL_RCC_GPIOB_CLK_ENABLE();
+ 8000c18: 4b23 ldr r3, [pc, #140] ; (8000ca8 )
+ 8000c1a: 699b ldr r3, [r3, #24]
+ 8000c1c: 4a22 ldr r2, [pc, #136] ; (8000ca8 )
+ 8000c1e: f043 0308 orr.w r3, r3, #8
+ 8000c22: 6193 str r3, [r2, #24]
+ 8000c24: 4b20 ldr r3, [pc, #128] ; (8000ca8 )
+ 8000c26: 699b ldr r3, [r3, #24]
+ 8000c28: f003 0308 and.w r3, r3, #8
+ 8000c2c: 60fb str r3, [r7, #12]
+ 8000c2e: 68fb ldr r3, [r7, #12]
+ __HAL_RCC_GPIOG_CLK_ENABLE();
+ 8000c30: 4b1d ldr r3, [pc, #116] ; (8000ca8 )
+ 8000c32: 699b ldr r3, [r3, #24]
+ 8000c34: 4a1c ldr r2, [pc, #112] ; (8000ca8 )
+ 8000c36: f443 7380 orr.w r3, r3, #256 ; 0x100
+ 8000c3a: 6193 str r3, [r2, #24]
+ 8000c3c: 4b1a ldr r3, [pc, #104] ; (8000ca8 )
+ 8000c3e: 699b ldr r3, [r3, #24]
+ 8000c40: f403 7380 and.w r3, r3, #256 ; 0x100
+ 8000c44: 60bb str r3, [r7, #8]
+ 8000c46: 68bb ldr r3, [r7, #8]
+ __HAL_RCC_GPIOE_CLK_ENABLE();
+ 8000c48: 4b17 ldr r3, [pc, #92] ; (8000ca8 )
+ 8000c4a: 699b ldr r3, [r3, #24]
+ 8000c4c: 4a16 ldr r2, [pc, #88] ; (8000ca8 )
+ 8000c4e: f043 0340 orr.w r3, r3, #64 ; 0x40
+ 8000c52: 6193 str r3, [r2, #24]
+ 8000c54: 4b14 ldr r3, [pc, #80] ; (8000ca8 )
+ 8000c56: 699b ldr r3, [r3, #24]
+ 8000c58: f003 0340 and.w r3, r3, #64 ; 0x40
+ 8000c5c: 607b str r3, [r7, #4]
+ 8000c5e: 687b ldr r3, [r7, #4]
+ __HAL_RCC_GPIOD_CLK_ENABLE();
+ 8000c60: 4b11 ldr r3, [pc, #68] ; (8000ca8 )
+ 8000c62: 699b ldr r3, [r3, #24]
+ 8000c64: 4a10 ldr r2, [pc, #64] ; (8000ca8 )
+ 8000c66: f043 0320 orr.w r3, r3, #32
+ 8000c6a: 6193 str r3, [r2, #24]
+ 8000c6c: 4b0e ldr r3, [pc, #56] ; (8000ca8 )
+ 8000c6e: 699b ldr r3, [r3, #24]
+ 8000c70: f003 0320 and.w r3, r3, #32
+ 8000c74: 603b str r3, [r7, #0]
+ 8000c76: 683b ldr r3, [r7, #0]
+
+ /*Configure GPIO pin Output Level */
+ HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
+ 8000c78: 2200 movs r2, #0
+ 8000c7a: 2101 movs r1, #1
+ 8000c7c: 480b ldr r0, [pc, #44] ; (8000cac )
+ 8000c7e: f000 fd23 bl 80016c8
+
+ /*Configure GPIO pin : LCD_BL_Pin */
+ GPIO_InitStruct.Pin = LCD_BL_Pin;
+ 8000c82: 2301 movs r3, #1
+ 8000c84: 613b str r3, [r7, #16]
+ GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+ 8000c86: 2301 movs r3, #1
+ 8000c88: 617b str r3, [r7, #20]
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ 8000c8a: 2300 movs r3, #0
+ 8000c8c: 61bb str r3, [r7, #24]
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+ 8000c8e: 2302 movs r3, #2
+ 8000c90: 61fb str r3, [r7, #28]
+ HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
+ 8000c92: f107 0310 add.w r3, r7, #16
+ 8000c96: 4619 mov r1, r3
+ 8000c98: 4804 ldr r0, [pc, #16] ; (8000cac )
+ 8000c9a: f000 fb81 bl 80013a0
+
+}
+ 8000c9e: bf00 nop
+ 8000ca0: 3720 adds r7, #32
+ 8000ca2: 46bd mov sp, r7
+ 8000ca4: bd80 pop {r7, pc}
+ 8000ca6: bf00 nop
+ 8000ca8: 40021000 .word 0x40021000
+ 8000cac: 40010c00 .word 0x40010c00
+
+08000cb0 :
+
+/* FSMC initialization function */
+static void MX_FSMC_Init(void)
+{
+ 8000cb0: b580 push {r7, lr}
+ 8000cb2: b088 sub sp, #32
+ 8000cb4: af00 add r7, sp, #0
+
+ /* USER CODE BEGIN FSMC_Init 0 */
+
+ /* USER CODE END FSMC_Init 0 */
+
+ FSMC_NORSRAM_TimingTypeDef Timing = {0};
+ 8000cb6: 1d3b adds r3, r7, #4
+ 8000cb8: 2200 movs r2, #0
+ 8000cba: 601a str r2, [r3, #0]
+ 8000cbc: 605a str r2, [r3, #4]
+ 8000cbe: 609a str r2, [r3, #8]
+ 8000cc0: 60da str r2, [r3, #12]
+ 8000cc2: 611a str r2, [r3, #16]
+ 8000cc4: 615a str r2, [r3, #20]
+ 8000cc6: 619a str r2, [r3, #24]
+
+ /* USER CODE END FSMC_Init 1 */
+
+ /** Perform the SRAM1 memory initialization sequence
+ */
+ hsram1.Instance = FSMC_NORSRAM_DEVICE;
+ 8000cc8: 4b28 ldr r3, [pc, #160] ; (8000d6c )
+ 8000cca: f04f 4220 mov.w r2, #2684354560 ; 0xa0000000
+ 8000cce: 601a str r2, [r3, #0]
+ hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
+ 8000cd0: 4b26 ldr r3, [pc, #152] ; (8000d6c )
+ 8000cd2: 4a27 ldr r2, [pc, #156] ; (8000d70 )
+ 8000cd4: 605a str r2, [r3, #4]
+ /* hsram1.Init */
+ hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
+ 8000cd6: 4b25 ldr r3, [pc, #148] ; (8000d6c )
+ 8000cd8: 2206 movs r2, #6
+ 8000cda: 609a str r2, [r3, #8]
+ hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
+ 8000cdc: 4b23 ldr r3, [pc, #140] ; (8000d6c )
+ 8000cde: 2200 movs r2, #0
+ 8000ce0: 60da str r2, [r3, #12]
+ hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
+ 8000ce2: 4b22 ldr r3, [pc, #136] ; (8000d6c )
+ 8000ce4: 2200 movs r2, #0
+ 8000ce6: 611a str r2, [r3, #16]
+ hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
+ 8000ce8: 4b20 ldr r3, [pc, #128] ; (8000d6c )
+ 8000cea: 2210 movs r2, #16
+ 8000cec: 615a str r2, [r3, #20]
+ hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
+ 8000cee: 4b1f ldr r3, [pc, #124] ; (8000d6c )
+ 8000cf0: 2200 movs r2, #0
+ 8000cf2: 619a str r2, [r3, #24]
+ hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
+ 8000cf4: 4b1d ldr r3, [pc, #116] ; (8000d6c )
+ 8000cf6: 2200 movs r2, #0
+ 8000cf8: 61da str r2, [r3, #28]
+ hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
+ 8000cfa: 4b1c ldr r3, [pc, #112] ; (8000d6c )
+ 8000cfc: 2200 movs r2, #0
+ 8000cfe: 621a str r2, [r3, #32]
+ hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
+ 8000d00: 4b1a ldr r3, [pc, #104] ; (8000d6c )
+ 8000d02: 2200 movs r2, #0
+ 8000d04: 625a str r2, [r3, #36] ; 0x24
+ hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
+ 8000d06: 4b19 ldr r3, [pc, #100] ; (8000d6c )
+ 8000d08: f44f 5280 mov.w r2, #4096 ; 0x1000
+ 8000d0c: 629a str r2, [r3, #40] ; 0x28
+ hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
+ 8000d0e: 4b17 ldr r3, [pc, #92] ; (8000d6c )
+ 8000d10: 2200 movs r2, #0
+ 8000d12: 62da str r2, [r3, #44] ; 0x2c
+ hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
+ 8000d14: 4b15 ldr r3, [pc, #84] ; (8000d6c )
+ 8000d16: 2200 movs r2, #0
+ 8000d18: 631a str r2, [r3, #48] ; 0x30
+ hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
+ 8000d1a: 4b14 ldr r3, [pc, #80] ; (8000d6c )
+ 8000d1c: 2200 movs r2, #0
+ 8000d1e: 635a str r2, [r3, #52] ; 0x34
+ hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
+ 8000d20: 4b12 ldr r3, [pc, #72] ; (8000d6c )
+ 8000d22: 2200 movs r2, #0
+ 8000d24: 639a str r2, [r3, #56] ; 0x38
+ /* Timing */
+ Timing.AddressSetupTime = 0;
+ 8000d26: 2300 movs r3, #0
+ 8000d28: 607b str r3, [r7, #4]
+ Timing.AddressHoldTime = 15;
+ 8000d2a: 230f movs r3, #15
+ 8000d2c: 60bb str r3, [r7, #8]
+ Timing.DataSetupTime = 1;
+ 8000d2e: 2301 movs r3, #1
+ 8000d30: 60fb str r3, [r7, #12]
+ Timing.BusTurnAroundDuration = 0;
+ 8000d32: 2300 movs r3, #0
+ 8000d34: 613b str r3, [r7, #16]
+ Timing.CLKDivision = 16;
+ 8000d36: 2310 movs r3, #16
+ 8000d38: 617b str r3, [r7, #20]
+ Timing.DataLatency = 17;
+ 8000d3a: 2311 movs r3, #17
+ 8000d3c: 61bb str r3, [r7, #24]
+ Timing.AccessMode = FSMC_ACCESS_MODE_A;
+ 8000d3e: 2300 movs r3, #0
+ 8000d40: 61fb str r3, [r7, #28]
+ /* ExtTiming */
+
+ if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
+ 8000d42: 1d3b adds r3, r7, #4
+ 8000d44: 2200 movs r2, #0
+ 8000d46: 4619 mov r1, r3
+ 8000d48: 4808 ldr r0, [pc, #32] ; (8000d6c )
+ 8000d4a: f001 f8bd bl 8001ec8
+ 8000d4e: 4603 mov r3, r0
+ 8000d50: 2b00 cmp r3, #0
+ 8000d52: d001 beq.n 8000d58
+ {
+ Error_Handler( );
+ 8000d54: f000 f810 bl 8000d78
+ }
+
+ /** Disconnect NADV
+ */
+
+ __HAL_AFIO_FSMCNADV_DISCONNECTED();
+ 8000d58: 4b06 ldr r3, [pc, #24] ; (8000d74 )
+ 8000d5a: 69db ldr r3, [r3, #28]
+ 8000d5c: 4a05 ldr r2, [pc, #20] ; (8000d74 )
+ 8000d5e: f443 6380 orr.w r3, r3, #1024 ; 0x400
+ 8000d62: 61d3 str r3, [r2, #28]
+
+ /* USER CODE BEGIN FSMC_Init 2 */
+
+ /* USER CODE END FSMC_Init 2 */
+}
+ 8000d64: bf00 nop
+ 8000d66: 3720 adds r7, #32
+ 8000d68: 46bd mov sp, r7
+ 8000d6a: bd80 pop {r7, pc}
+ 8000d6c: 20000208 .word 0x20000208
+ 8000d70: a0000104 .word 0xa0000104
+ 8000d74: 40010000 .word 0x40010000
+
+08000d78 :
+/**
+ * @brief This function is executed in case of error occurrence.
+ * @retval None
+ */
+void Error_Handler(void)
+{
+ 8000d78: b480 push {r7}
+ 8000d7a: af00 add r7, sp, #0
+ \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+ Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+ __ASM volatile ("cpsid i" : : : "memory");
+ 8000d7c: b672 cpsid i
+}
+ 8000d7e: bf00 nop
+ /* USER CODE BEGIN Error_Handler_Debug */
+ /* User can add his own implementation to report the HAL error return state */
+ __disable_irq();
+ while (1)
+ 8000d80: e7fe b.n 8000d80
+ ...
+
+08000d84 :
+/* USER CODE END 0 */
+/**
+ * Initializes the Global MSP.
+ */
+void HAL_MspInit(void)
+{
+ 8000d84: b480 push {r7}
+ 8000d86: b085 sub sp, #20
+ 8000d88: af00 add r7, sp, #0
+ /* USER CODE BEGIN MspInit 0 */
+
+ /* USER CODE END MspInit 0 */
+
+ __HAL_RCC_AFIO_CLK_ENABLE();
+ 8000d8a: 4b15 ldr r3, [pc, #84] ; (8000de0 )
+ 8000d8c: 699b ldr r3, [r3, #24]
+ 8000d8e: 4a14 ldr r2, [pc, #80] ; (8000de0 )
+ 8000d90: f043 0301 orr.w r3, r3, #1
+ 8000d94: 6193 str r3, [r2, #24]
+ 8000d96: 4b12 ldr r3, [pc, #72] ; (8000de0 )
+ 8000d98: 699b ldr r3, [r3, #24]
+ 8000d9a: f003 0301 and.w r3, r3, #1
+ 8000d9e: 60bb str r3, [r7, #8]
+ 8000da0: 68bb ldr r3, [r7, #8]
+ __HAL_RCC_PWR_CLK_ENABLE();
+ 8000da2: 4b0f ldr r3, [pc, #60] ; (8000de0 )
+ 8000da4: 69db ldr r3, [r3, #28]
+ 8000da6: 4a0e ldr r2, [pc, #56] ; (8000de0 )
+ 8000da8: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000
+ 8000dac: 61d3 str r3, [r2, #28]
+ 8000dae: 4b0c ldr r3, [pc, #48] ; (8000de0 )
+ 8000db0: 69db ldr r3, [r3, #28]
+ 8000db2: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
+ 8000db6: 607b str r3, [r7, #4]
+ 8000db8: 687b ldr r3, [r7, #4]
+
+ /* System interrupt init*/
+
+ /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
+ */
+ __HAL_AFIO_REMAP_SWJ_DISABLE();
+ 8000dba: 4b0a ldr r3, [pc, #40] ; (8000de4 )
+ 8000dbc: 685b ldr r3, [r3, #4]
+ 8000dbe: 60fb str r3, [r7, #12]
+ 8000dc0: 68fb ldr r3, [r7, #12]
+ 8000dc2: f023 63e0 bic.w r3, r3, #117440512 ; 0x7000000
+ 8000dc6: 60fb str r3, [r7, #12]
+ 8000dc8: 68fb ldr r3, [r7, #12]
+ 8000dca: f043 6380 orr.w r3, r3, #67108864 ; 0x4000000
+ 8000dce: 60fb str r3, [r7, #12]
+ 8000dd0: 4a04 ldr r2, [pc, #16] ; (8000de4 )
+ 8000dd2: 68fb ldr r3, [r7, #12]
+ 8000dd4: 6053 str r3, [r2, #4]
+
+ /* USER CODE BEGIN MspInit 1 */
+
+ /* USER CODE END MspInit 1 */
+}
+ 8000dd6: bf00 nop
+ 8000dd8: 3714 adds r7, #20
+ 8000dda: 46bd mov sp, r7
+ 8000ddc: bc80 pop {r7}
+ 8000dde: 4770 bx lr
+ 8000de0: 40021000 .word 0x40021000
+ 8000de4: 40010000 .word 0x40010000
+
+08000de8 :
+
+static uint32_t FSMC_Initialized = 0;
+
+static void HAL_FSMC_MspInit(void){
+ 8000de8: b580 push {r7, lr}
+ 8000dea: b086 sub sp, #24
+ 8000dec: af00 add r7, sp, #0
+ /* USER CODE BEGIN FSMC_MspInit 0 */
+
+ /* USER CODE END FSMC_MspInit 0 */
+ GPIO_InitTypeDef GPIO_InitStruct ={0};
+ 8000dee: f107 0308 add.w r3, r7, #8
+ 8000df2: 2200 movs r2, #0
+ 8000df4: 601a str r2, [r3, #0]
+ 8000df6: 605a str r2, [r3, #4]
+ 8000df8: 609a str r2, [r3, #8]
+ 8000dfa: 60da str r2, [r3, #12]
+ if (FSMC_Initialized) {
+ 8000dfc: 4b1f ldr r3, [pc, #124] ; (8000e7c )
+ 8000dfe: 681b ldr r3, [r3, #0]
+ 8000e00: 2b00 cmp r3, #0
+ 8000e02: d136 bne.n 8000e72
+ return;
+ }
+ FSMC_Initialized = 1;
+ 8000e04: 4b1d ldr r3, [pc, #116] ; (8000e7c )
+ 8000e06: 2201 movs r2, #1
+ 8000e08: 601a str r2, [r3, #0]
+
+ /* Peripheral clock enable */
+ __HAL_RCC_FSMC_CLK_ENABLE();
+ 8000e0a: 4b1d ldr r3, [pc, #116] ; (8000e80 )
+ 8000e0c: 695b ldr r3, [r3, #20]
+ 8000e0e: 4a1c ldr r2, [pc, #112] ; (8000e80 )
+ 8000e10: f443 7380 orr.w r3, r3, #256 ; 0x100
+ 8000e14: 6153 str r3, [r2, #20]
+ 8000e16: 4b1a ldr r3, [pc, #104] ; (8000e80 )
+ 8000e18: 695b ldr r3, [r3, #20]
+ 8000e1a: f403 7380 and.w r3, r3, #256 ; 0x100
+ 8000e1e: 607b str r3, [r7, #4]
+ 8000e20: 687b ldr r3, [r7, #4]
+ PD1 ------> FSMC_D3
+ PD4 ------> FSMC_NOE
+ PD5 ------> FSMC_NWE
+ PG12 ------> FSMC_NE4
+ */
+ GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
+ 8000e22: f241 0301 movw r3, #4097 ; 0x1001
+ 8000e26: 60bb str r3, [r7, #8]
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ 8000e28: 2302 movs r3, #2
+ 8000e2a: 60fb str r3, [r7, #12]
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
+ 8000e2c: 2303 movs r3, #3
+ 8000e2e: 617b str r3, [r7, #20]
+ HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
+ 8000e30: f107 0308 add.w r3, r7, #8
+ 8000e34: 4619 mov r1, r3
+ 8000e36: 4813 ldr r0, [pc, #76] ; (8000e84 )
+ 8000e38: f000 fab2 bl 80013a0
+
+ GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
+ 8000e3c: f64f 7380 movw r3, #65408 ; 0xff80
+ 8000e40: 60bb str r3, [r7, #8]
+ |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
+ |GPIO_PIN_15;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ 8000e42: 2302 movs r3, #2
+ 8000e44: 60fb str r3, [r7, #12]
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
+ 8000e46: 2303 movs r3, #3
+ 8000e48: 617b str r3, [r7, #20]
+ HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
+ 8000e4a: f107 0308 add.w r3, r7, #8
+ 8000e4e: 4619 mov r1, r3
+ 8000e50: 480d ldr r0, [pc, #52] ; (8000e88 )
+ 8000e52: f000 faa5 bl 80013a0
+
+ GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
+ 8000e56: f24c 7333 movw r3, #50995 ; 0xc733
+ 8000e5a: 60bb str r3, [r7, #8]
+ |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
+ |GPIO_PIN_5;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ 8000e5c: 2302 movs r3, #2
+ 8000e5e: 60fb str r3, [r7, #12]
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
+ 8000e60: 2303 movs r3, #3
+ 8000e62: 617b str r3, [r7, #20]
+ HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
+ 8000e64: f107 0308 add.w r3, r7, #8
+ 8000e68: 4619 mov r1, r3
+ 8000e6a: 4808 ldr r0, [pc, #32] ; (8000e8c )
+ 8000e6c: f000 fa98 bl 80013a0
+ 8000e70: e000 b.n 8000e74
+ return;
+ 8000e72: bf00 nop
+
+ /* USER CODE BEGIN FSMC_MspInit 1 */
+
+ /* USER CODE END FSMC_MspInit 1 */
+}
+ 8000e74: 3718 adds r7, #24
+ 8000e76: 46bd mov sp, r7
+ 8000e78: bd80 pop {r7, pc}
+ 8000e7a: bf00 nop
+ 8000e7c: 200001f8 .word 0x200001f8
+ 8000e80: 40021000 .word 0x40021000
+ 8000e84: 40012000 .word 0x40012000
+ 8000e88: 40011800 .word 0x40011800
+ 8000e8c: 40011400 .word 0x40011400
+
+08000e90 :
+
+void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
+ 8000e90: b580 push {r7, lr}
+ 8000e92: b082 sub sp, #8
+ 8000e94: af00 add r7, sp, #0
+ 8000e96: 6078 str r0, [r7, #4]
+ /* USER CODE BEGIN SRAM_MspInit 0 */
+
+ /* USER CODE END SRAM_MspInit 0 */
+ HAL_FSMC_MspInit();
+ 8000e98: f7ff ffa6 bl 8000de8
+ /* USER CODE BEGIN SRAM_MspInit 1 */
+
+ /* USER CODE END SRAM_MspInit 1 */
+}
+ 8000e9c: bf00 nop
+ 8000e9e: 3708 adds r7, #8
+ 8000ea0: 46bd mov sp, r7
+ 8000ea2: bd80 pop {r7, pc}
+
+08000ea4 :
+/******************************************************************************/
+/**
+ * @brief This function handles Non maskable interrupt.
+ */
+void NMI_Handler(void)
+{
+ 8000ea4: b480 push {r7}
+ 8000ea6: af00 add r7, sp, #0
+ /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+ /* USER CODE END NonMaskableInt_IRQn 0 */
+ /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+ while (1)
+ 8000ea8: e7fe b.n 8000ea8
+
+08000eaa :
+
+/**
+ * @brief This function handles Hard fault interrupt.
+ */
+void HardFault_Handler(void)
+{
+ 8000eaa: b480 push {r7}
+ 8000eac: af00 add r7, sp, #0
+ /* USER CODE BEGIN HardFault_IRQn 0 */
+
+ /* USER CODE END HardFault_IRQn 0 */
+ while (1)
+ 8000eae: e7fe b.n 8000eae
+
+08000eb0 :
+
+/**
+ * @brief This function handles Memory management fault.
+ */
+void MemManage_Handler(void)
+{
+ 8000eb0: b480 push {r7}
+ 8000eb2: af00 add r7, sp, #0
+ /* USER CODE BEGIN MemoryManagement_IRQn 0 */
+
+ /* USER CODE END MemoryManagement_IRQn 0 */
+ while (1)
+ 8000eb4: e7fe b.n 8000eb4
+
+08000eb6 :
+
+/**
+ * @brief This function handles Prefetch fault, memory access fault.
+ */
+void BusFault_Handler(void)
+{
+ 8000eb6: b480 push {r7}
+ 8000eb8: af00 add r7, sp, #0
+ /* USER CODE BEGIN BusFault_IRQn 0 */
+
+ /* USER CODE END BusFault_IRQn 0 */
+ while (1)
+ 8000eba: e7fe b.n 8000eba
+
+08000ebc :
+
+/**
+ * @brief This function handles Undefined instruction or illegal state.
+ */
+void UsageFault_Handler(void)
+{
+ 8000ebc: b480 push {r7}
+ 8000ebe: af00 add r7, sp, #0
+ /* USER CODE BEGIN UsageFault_IRQn 0 */
+
+ /* USER CODE END UsageFault_IRQn 0 */
+ while (1)
+ 8000ec0: e7fe b.n 8000ec0
+
+08000ec2 :
+
+/**
+ * @brief This function handles System service call via SWI instruction.
+ */
+void SVC_Handler(void)
+{
+ 8000ec2: b480 push {r7}
+ 8000ec4: af00 add r7, sp, #0
+
+ /* USER CODE END SVCall_IRQn 0 */
+ /* USER CODE BEGIN SVCall_IRQn 1 */
+
+ /* USER CODE END SVCall_IRQn 1 */
+}
+ 8000ec6: bf00 nop
+ 8000ec8: 46bd mov sp, r7
+ 8000eca: bc80 pop {r7}
+ 8000ecc: 4770 bx lr
+
+08000ece :
+
+/**
+ * @brief This function handles Debug monitor.
+ */
+void DebugMon_Handler(void)
+{
+ 8000ece: b480 push {r7}
+ 8000ed0: af00 add r7, sp, #0
+
+ /* USER CODE END DebugMonitor_IRQn 0 */
+ /* USER CODE BEGIN DebugMonitor_IRQn 1 */
+
+ /* USER CODE END DebugMonitor_IRQn 1 */
+}
+ 8000ed2: bf00 nop
+ 8000ed4: 46bd mov sp, r7
+ 8000ed6: bc80 pop {r7}
+ 8000ed8: 4770 bx lr
+
+08000eda :
+
+/**
+ * @brief This function handles Pendable request for system service.
+ */
+void PendSV_Handler(void)
+{
+ 8000eda: b480 push {r7}
+ 8000edc: af00 add r7, sp, #0
+
+ /* USER CODE END PendSV_IRQn 0 */
+ /* USER CODE BEGIN PendSV_IRQn 1 */
+
+ /* USER CODE END PendSV_IRQn 1 */
+}
+ 8000ede: bf00 nop
+ 8000ee0: 46bd mov sp, r7
+ 8000ee2: bc80 pop {r7}
+ 8000ee4: 4770 bx lr
+
+08000ee6 :
+
+/**
+ * @brief This function handles System tick timer.
+ */
+void SysTick_Handler(void)
+{
+ 8000ee6: b580 push {r7, lr}
+ 8000ee8: af00 add r7, sp, #0
+ /* USER CODE BEGIN SysTick_IRQn 0 */
+
+ /* USER CODE END SysTick_IRQn 0 */
+ HAL_IncTick();
+ 8000eea: f000 f935 bl 8001158
+ /* USER CODE BEGIN SysTick_IRQn 1 */
+
+ /* USER CODE END SysTick_IRQn 1 */
+}
+ 8000eee: bf00 nop
+ 8000ef0: bd80 pop {r7, pc}
+
+08000ef2 <_getpid>:
+void initialise_monitor_handles()
+{
+}
+
+int _getpid(void)
+{
+ 8000ef2: b480 push {r7}
+ 8000ef4: af00 add r7, sp, #0
+ return 1;
+ 8000ef6: 2301 movs r3, #1
+}
+ 8000ef8: 4618 mov r0, r3
+ 8000efa: 46bd mov sp, r7
+ 8000efc: bc80 pop {r7}
+ 8000efe: 4770 bx lr
+
+08000f00 <_kill>:
+
+int _kill(int pid, int sig)
+{
+ 8000f00: b580 push {r7, lr}
+ 8000f02: b082 sub sp, #8
+ 8000f04: af00 add r7, sp, #0
+ 8000f06: 6078 str r0, [r7, #4]
+ 8000f08: 6039 str r1, [r7, #0]
+ errno = EINVAL;
+ 8000f0a: f001 fc79 bl 8002800 <__errno>
+ 8000f0e: 4603 mov r3, r0
+ 8000f10: 2216 movs r2, #22
+ 8000f12: 601a str r2, [r3, #0]
+ return -1;
+ 8000f14: f04f 33ff mov.w r3, #4294967295 ; 0xffffffff
+}
+ 8000f18: 4618 mov r0, r3
+ 8000f1a: 3708 adds r7, #8
+ 8000f1c: 46bd mov sp, r7
+ 8000f1e: bd80 pop {r7, pc}
+
+08000f20 <_exit>:
+
+void _exit (int status)
+{
+ 8000f20: b580 push {r7, lr}
+ 8000f22: b082 sub sp, #8
+ 8000f24: af00 add r7, sp, #0
+ 8000f26: 6078 str r0, [r7, #4]
+ _kill(status, -1);
+ 8000f28: f04f 31ff mov.w r1, #4294967295 ; 0xffffffff
+ 8000f2c: 6878 ldr r0, [r7, #4]
+ 8000f2e: f7ff ffe7 bl 8000f00 <_kill>
+ while (1) {} /* Make sure we hang here */
+ 8000f32: e7fe b.n 8000f32 <_exit+0x12>
+
+08000f34 <_read>:
+}
+
+__attribute__((weak)) int _read(int file, char *ptr, int len)
+{
+ 8000f34: b580 push {r7, lr}
+ 8000f36: b086 sub sp, #24
+ 8000f38: af00 add r7, sp, #0
+ 8000f3a: 60f8 str r0, [r7, #12]
+ 8000f3c: 60b9 str r1, [r7, #8]
+ 8000f3e: 607a str r2, [r7, #4]
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ 8000f40: 2300 movs r3, #0
+ 8000f42: 617b str r3, [r7, #20]
+ 8000f44: e00a b.n 8000f5c <_read+0x28>
+ {
+ *ptr++ = __io_getchar();
+ 8000f46: f3af 8000 nop.w
+ 8000f4a: 4601 mov r1, r0
+ 8000f4c: 68bb ldr r3, [r7, #8]
+ 8000f4e: 1c5a adds r2, r3, #1
+ 8000f50: 60ba str r2, [r7, #8]
+ 8000f52: b2ca uxtb r2, r1
+ 8000f54: 701a strb r2, [r3, #0]
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ 8000f56: 697b ldr r3, [r7, #20]
+ 8000f58: 3301 adds r3, #1
+ 8000f5a: 617b str r3, [r7, #20]
+ 8000f5c: 697a ldr r2, [r7, #20]
+ 8000f5e: 687b ldr r3, [r7, #4]
+ 8000f60: 429a cmp r2, r3
+ 8000f62: dbf0 blt.n 8000f46 <_read+0x12>
+ }
+
+return len;
+ 8000f64: 687b ldr r3, [r7, #4]
+}
+ 8000f66: 4618 mov r0, r3
+ 8000f68: 3718 adds r7, #24
+ 8000f6a: 46bd mov sp, r7
+ 8000f6c: bd80 pop {r7, pc}
+
+08000f6e <_write>:
+
+__attribute__((weak)) int _write(int file, char *ptr, int len)
+{
+ 8000f6e: b580 push {r7, lr}
+ 8000f70: b086 sub sp, #24
+ 8000f72: af00 add r7, sp, #0
+ 8000f74: 60f8 str r0, [r7, #12]
+ 8000f76: 60b9 str r1, [r7, #8]
+ 8000f78: 607a str r2, [r7, #4]
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ 8000f7a: 2300 movs r3, #0
+ 8000f7c: 617b str r3, [r7, #20]
+ 8000f7e: e009 b.n 8000f94 <_write+0x26>
+ {
+ __io_putchar(*ptr++);
+ 8000f80: 68bb ldr r3, [r7, #8]
+ 8000f82: 1c5a adds r2, r3, #1
+ 8000f84: 60ba str r2, [r7, #8]
+ 8000f86: 781b ldrb r3, [r3, #0]
+ 8000f88: 4618 mov r0, r3
+ 8000f8a: f3af 8000 nop.w
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ 8000f8e: 697b ldr r3, [r7, #20]
+ 8000f90: 3301 adds r3, #1
+ 8000f92: 617b str r3, [r7, #20]
+ 8000f94: 697a ldr r2, [r7, #20]
+ 8000f96: 687b ldr r3, [r7, #4]
+ 8000f98: 429a cmp r2, r3
+ 8000f9a: dbf1 blt.n 8000f80 <_write+0x12>
+ }
+ return len;
+ 8000f9c: 687b ldr r3, [r7, #4]
+}
+ 8000f9e: 4618 mov r0, r3
+ 8000fa0: 3718 adds r7, #24
+ 8000fa2: 46bd mov sp, r7
+ 8000fa4: bd80 pop {r7, pc}
+
+08000fa6 <_close>:
+
+int _close(int file)
+{
+ 8000fa6: b480 push {r7}
+ 8000fa8: b083 sub sp, #12
+ 8000faa: af00 add r7, sp, #0
+ 8000fac: 6078 str r0, [r7, #4]
+ return -1;
+ 8000fae: f04f 33ff mov.w r3, #4294967295 ; 0xffffffff
+}
+ 8000fb2: 4618 mov r0, r3
+ 8000fb4: 370c adds r7, #12
+ 8000fb6: 46bd mov sp, r7
+ 8000fb8: bc80 pop {r7}
+ 8000fba: 4770 bx lr
+
+08000fbc <_fstat>:
+
+
+int _fstat(int file, struct stat *st)
+{
+ 8000fbc: b480 push {r7}
+ 8000fbe: b083 sub sp, #12
+ 8000fc0: af00 add r7, sp, #0
+ 8000fc2: 6078 str r0, [r7, #4]
+ 8000fc4: 6039 str r1, [r7, #0]
+ st->st_mode = S_IFCHR;
+ 8000fc6: 683b ldr r3, [r7, #0]
+ 8000fc8: f44f 5200 mov.w r2, #8192 ; 0x2000
+ 8000fcc: 605a str r2, [r3, #4]
+ return 0;
+ 8000fce: 2300 movs r3, #0
+}
+ 8000fd0: 4618 mov r0, r3
+ 8000fd2: 370c adds r7, #12
+ 8000fd4: 46bd mov sp, r7
+ 8000fd6: bc80 pop {r7}
+ 8000fd8: 4770 bx lr
+
+08000fda <_isatty>:
+
+int _isatty(int file)
+{
+ 8000fda: b480 push {r7}
+ 8000fdc: b083 sub sp, #12
+ 8000fde: af00 add r7, sp, #0
+ 8000fe0: 6078 str r0, [r7, #4]
+ return 1;
+ 8000fe2: 2301 movs r3, #1
+}
+ 8000fe4: 4618 mov r0, r3
+ 8000fe6: 370c adds r7, #12
+ 8000fe8: 46bd mov sp, r7
+ 8000fea: bc80 pop {r7}
+ 8000fec: 4770 bx lr
+
+08000fee <_lseek>:
+
+int _lseek(int file, int ptr, int dir)
+{
+ 8000fee: b480 push {r7}
+ 8000ff0: b085 sub sp, #20
+ 8000ff2: af00 add r7, sp, #0
+ 8000ff4: 60f8 str r0, [r7, #12]
+ 8000ff6: 60b9 str r1, [r7, #8]
+ 8000ff8: 607a str r2, [r7, #4]
+ return 0;
+ 8000ffa: 2300 movs r3, #0
+}
+ 8000ffc: 4618 mov r0, r3
+ 8000ffe: 3714 adds r7, #20
+ 8001000: 46bd mov sp, r7
+ 8001002: bc80 pop {r7}
+ 8001004: 4770 bx lr
+ ...
+
+08001008 <_sbrk>:
+ *
+ * @param incr Memory size
+ * @return Pointer to allocated memory
+ */
+void *_sbrk(ptrdiff_t incr)
+{
+ 8001008: b580 push {r7, lr}
+ 800100a: b086 sub sp, #24
+ 800100c: af00 add r7, sp, #0
+ 800100e: 6078 str r0, [r7, #4]
+ extern uint8_t _end; /* Symbol defined in the linker script */
+ extern uint8_t _estack; /* Symbol defined in the linker script */
+ extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
+ const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
+ 8001010: 4a14 ldr r2, [pc, #80] ; (8001064 <_sbrk+0x5c>)
+ 8001012: 4b15 ldr r3, [pc, #84] ; (8001068 <_sbrk+0x60>)
+ 8001014: 1ad3 subs r3, r2, r3
+ 8001016: 617b str r3, [r7, #20]
+ const uint8_t *max_heap = (uint8_t *)stack_limit;
+ 8001018: 697b ldr r3, [r7, #20]
+ 800101a: 613b str r3, [r7, #16]
+ uint8_t *prev_heap_end;
+
+ /* Initialize heap end at first call */
+ if (NULL == __sbrk_heap_end)
+ 800101c: 4b13 ldr r3, [pc, #76] ; (800106c <_sbrk+0x64>)
+ 800101e: 681b ldr r3, [r3, #0]
+ 8001020: 2b00 cmp r3, #0
+ 8001022: d102 bne.n 800102a <_sbrk+0x22>
+ {
+ __sbrk_heap_end = &_end;
+ 8001024: 4b11 ldr r3, [pc, #68] ; (800106c <_sbrk+0x64>)
+ 8001026: 4a12 ldr r2, [pc, #72] ; (8001070 <_sbrk+0x68>)
+ 8001028: 601a str r2, [r3, #0]
+ }
+
+ /* Protect heap from growing into the reserved MSP stack */
+ if (__sbrk_heap_end + incr > max_heap)
+ 800102a: 4b10 ldr r3, [pc, #64] ; (800106c <_sbrk+0x64>)
+ 800102c: 681a ldr r2, [r3, #0]
+ 800102e: 687b ldr r3, [r7, #4]
+ 8001030: 4413 add r3, r2
+ 8001032: 693a ldr r2, [r7, #16]
+ 8001034: 429a cmp r2, r3
+ 8001036: d207 bcs.n 8001048 <_sbrk+0x40>
+ {
+ errno = ENOMEM;
+ 8001038: f001 fbe2 bl 8002800 <__errno>
+ 800103c: 4603 mov r3, r0
+ 800103e: 220c movs r2, #12
+ 8001040: 601a str r2, [r3, #0]
+ return (void *)-1;
+ 8001042: f04f 33ff mov.w r3, #4294967295 ; 0xffffffff
+ 8001046: e009 b.n 800105c <_sbrk+0x54>
+ }
+
+ prev_heap_end = __sbrk_heap_end;
+ 8001048: 4b08 ldr r3, [pc, #32] ; (800106c <_sbrk+0x64>)
+ 800104a: 681b ldr r3, [r3, #0]
+ 800104c: 60fb str r3, [r7, #12]
+ __sbrk_heap_end += incr;
+ 800104e: 4b07 ldr r3, [pc, #28] ; (800106c <_sbrk+0x64>)
+ 8001050: 681a ldr r2, [r3, #0]
+ 8001052: 687b ldr r3, [r7, #4]
+ 8001054: 4413 add r3, r2
+ 8001056: 4a05 ldr r2, [pc, #20] ; (800106c <_sbrk+0x64>)
+ 8001058: 6013 str r3, [r2, #0]
+
+ return (void *)prev_heap_end;
+ 800105a: 68fb ldr r3, [r7, #12]
+}
+ 800105c: 4618 mov r0, r3
+ 800105e: 3718 adds r7, #24
+ 8001060: 46bd mov sp, r7
+ 8001062: bd80 pop {r7, pc}
+ 8001064: 20010000 .word 0x20010000
+ 8001068: 00000400 .word 0x00000400
+ 800106c: 200001fc .word 0x200001fc
+ 8001070: 20000270 .word 0x20000270
+
+08001074 :
+ * @note This function should be used only after reset.
+ * @param None
+ * @retval None
+ */
+void SystemInit (void)
+{
+ 8001074: b480 push {r7}
+ 8001076: af00 add r7, sp, #0
+
+ /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+ SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+ 8001078: bf00 nop
+ 800107a: 46bd mov sp, r7
+ 800107c: bc80 pop {r7}
+ 800107e: 4770 bx lr
+
+08001080 :
+ .weak Reset_Handler
+ .type Reset_Handler, %function
+Reset_Handler:
+
+/* Copy the data segment initializers from flash to SRAM */
+ ldr r0, =_sdata
+ 8001080: 480c ldr r0, [pc, #48] ; (80010b4 )
+ ldr r1, =_edata
+ 8001082: 490d ldr r1, [pc, #52] ; (80010b8 )
+ ldr r2, =_sidata
+ 8001084: 4a0d ldr r2, [pc, #52] ; (80010bc )
+ movs r3, #0
+ 8001086: 2300 movs r3, #0
+ b LoopCopyDataInit
+ 8001088: e002 b.n 8001090
+
+0800108a :
+
+CopyDataInit:
+ ldr r4, [r2, r3]
+ 800108a: 58d4 ldr r4, [r2, r3]
+ str r4, [r0, r3]
+ 800108c: 50c4 str r4, [r0, r3]
+ adds r3, r3, #4
+ 800108e: 3304 adds r3, #4
+
+08001090 :
+
+LoopCopyDataInit:
+ adds r4, r0, r3
+ 8001090: 18c4 adds r4, r0, r3
+ cmp r4, r1
+ 8001092: 428c cmp r4, r1
+ bcc CopyDataInit
+ 8001094: d3f9 bcc.n 800108a
+
+/* Zero fill the bss segment. */
+ ldr r2, =_sbss
+ 8001096: 4a0a ldr r2, [pc, #40] ; (80010c0 )
+ ldr r4, =_ebss
+ 8001098: 4c0a ldr r4, [pc, #40] ; (80010c4 )
+ movs r3, #0
+ 800109a: 2300 movs r3, #0
+ b LoopFillZerobss
+ 800109c: e001 b.n 80010a2
+
+0800109e :
+
+FillZerobss:
+ str r3, [r2]
+ 800109e: 6013 str r3, [r2, #0]
+ adds r2, r2, #4
+ 80010a0: 3204 adds r2, #4
+
+080010a2 :
+
+LoopFillZerobss:
+ cmp r2, r4
+ 80010a2: 42a2 cmp r2, r4
+ bcc FillZerobss
+ 80010a4: d3fb bcc.n 800109e
+
+/* Call the clock system intitialization function.*/
+ bl SystemInit
+ 80010a6: f7ff ffe5 bl 8001074
+/* Call static constructors */
+ bl __libc_init_array
+ 80010aa: f001 fbaf bl 800280c <__libc_init_array>
+/* Call the application's entry point.*/
+ bl main
+ 80010ae: f7ff fd57 bl 8000b60
+ bx lr
+ 80010b2: 4770 bx lr
+ ldr r0, =_sdata
+ 80010b4: 20000000 .word 0x20000000
+ ldr r1, =_edata
+ 80010b8: 200001dc .word 0x200001dc
+ ldr r2, =_sidata
+ 80010bc: 08005634 .word 0x08005634
+ ldr r2, =_sbss
+ 80010c0: 200001dc .word 0x200001dc
+ ldr r4, =_ebss
+ 80010c4: 20000270 .word 0x20000270
+
+080010c8 :
+ * @retval : None
+*/
+ .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+ b Infinite_Loop
+ 80010c8: e7fe b.n 80010c8
+ ...
+
+080010cc :
+ * need to ensure that the SysTick time base is always set to 1 millisecond
+ * to have correct HAL operation.
+ * @retval HAL status
+ */
+HAL_StatusTypeDef HAL_Init(void)
+{
+ 80010cc: b580 push {r7, lr}
+ 80010ce: af00 add r7, sp, #0
+ defined(STM32F102x6) || defined(STM32F102xB) || \
+ defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
+ defined(STM32F105xC) || defined(STM32F107xC)
+
+ /* Prefetch buffer is not available on value line devices */
+ __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
+ 80010d0: 4b08 ldr r3, [pc, #32] ; (80010f4 )
+ 80010d2: 681b ldr r3, [r3, #0]
+ 80010d4: 4a07 ldr r2, [pc, #28] ; (80010f4 )
+ 80010d6: f043 0310 orr.w r3, r3, #16
+ 80010da: 6013 str r3, [r2, #0]
+#endif
+#endif /* PREFETCH_ENABLE */
+
+ /* Set Interrupt Group Priority */
+ HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
+ 80010dc: 2003 movs r0, #3
+ 80010de: f000 f92b bl 8001338
+
+ /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
+ HAL_InitTick(TICK_INT_PRIORITY);
+ 80010e2: 200f movs r0, #15
+ 80010e4: f000 f808 bl 80010f8
+
+ /* Init the low level hardware */
+ HAL_MspInit();
+ 80010e8: f7ff fe4c bl 8000d84
+
+ /* Return function status */
+ return HAL_OK;
+ 80010ec: 2300 movs r3, #0
+}
+ 80010ee: 4618 mov r0, r3
+ 80010f0: bd80 pop {r7, pc}
+ 80010f2: bf00 nop
+ 80010f4: 40022000 .word 0x40022000
+
+080010f8 :
+ * implementation in user file.
+ * @param TickPriority Tick interrupt priority.
+ * @retval HAL status
+ */
+__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
+{
+ 80010f8: b580 push {r7, lr}
+ 80010fa: b082 sub sp, #8
+ 80010fc: af00 add r7, sp, #0
+ 80010fe: 6078 str r0, [r7, #4]
+ /* Configure the SysTick to have interrupt in 1ms time basis*/
+ if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
+ 8001100: 4b12 ldr r3, [pc, #72] ; (800114c )
+ 8001102: 681a ldr r2, [r3, #0]
+ 8001104: 4b12 ldr r3, [pc, #72] ; (8001150 )
+ 8001106: 781b ldrb r3, [r3, #0]
+ 8001108: 4619 mov r1, r3
+ 800110a: f44f 737a mov.w r3, #1000 ; 0x3e8
+ 800110e: fbb3 f3f1 udiv r3, r3, r1
+ 8001112: fbb2 f3f3 udiv r3, r2, r3
+ 8001116: 4618 mov r0, r3
+ 8001118: f000 f935 bl 8001386
+ 800111c: 4603 mov r3, r0
+ 800111e: 2b00 cmp r3, #0
+ 8001120: d001 beq.n 8001126
+ {
+ return HAL_ERROR;
+ 8001122: 2301 movs r3, #1
+ 8001124: e00e b.n 8001144
+ }
+
+ /* Configure the SysTick IRQ priority */
+ if (TickPriority < (1UL << __NVIC_PRIO_BITS))
+ 8001126: 687b ldr r3, [r7, #4]
+ 8001128: 2b0f cmp r3, #15
+ 800112a: d80a bhi.n 8001142
+ {
+ HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
+ 800112c: 2200 movs r2, #0
+ 800112e: 6879 ldr r1, [r7, #4]
+ 8001130: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
+ 8001134: f000 f90b bl 800134e
+ uwTickPrio = TickPriority;
+ 8001138: 4a06 ldr r2, [pc, #24] ; (8001154 )
+ 800113a: 687b ldr r3, [r7, #4]
+ 800113c: 6013 str r3, [r2, #0]
+ {
+ return HAL_ERROR;
+ }
+
+ /* Return function status */
+ return HAL_OK;
+ 800113e: 2300 movs r3, #0
+ 8001140: e000 b.n 8001144
+ return HAL_ERROR;
+ 8001142: 2301 movs r3, #1
+}
+ 8001144: 4618 mov r0, r3
+ 8001146: 3708 adds r7, #8
+ 8001148: 46bd mov sp, r7
+ 800114a: bd80 pop {r7, pc}
+ 800114c: 20000000 .word 0x20000000
+ 8001150: 20000008 .word 0x20000008
+ 8001154: 20000004 .word 0x20000004
+
+08001158 :
+ * @note This function is declared as __weak to be overwritten in case of other
+ * implementations in user file.
+ * @retval None
+ */
+__weak void HAL_IncTick(void)
+{
+ 8001158: b480 push {r7}
+ 800115a: af00 add r7, sp, #0
+ uwTick += uwTickFreq;
+ 800115c: 4b05 ldr r3, [pc, #20] ; (8001174 )
+ 800115e: 781b ldrb r3, [r3, #0]
+ 8001160: 461a mov r2, r3
+ 8001162: 4b05 ldr r3, [pc, #20] ; (8001178 )
+ 8001164: 681b ldr r3, [r3, #0]
+ 8001166: 4413 add r3, r2
+ 8001168: 4a03 ldr r2, [pc, #12] ; (8001178 )
+ 800116a: 6013 str r3, [r2, #0]
+}
+ 800116c: bf00 nop
+ 800116e: 46bd mov sp, r7
+ 8001170: bc80 pop {r7}
+ 8001172: 4770 bx lr
+ 8001174: 20000008 .word 0x20000008
+ 8001178: 20000250 .word 0x20000250
+
+0800117c :
+ * @note This function is declared as __weak to be overwritten in case of other
+ * implementations in user file.
+ * @retval tick value
+ */
+__weak uint32_t HAL_GetTick(void)
+{
+ 800117c: b480 push {r7}
+ 800117e: af00 add r7, sp, #0
+ return uwTick;
+ 8001180: 4b02 ldr r3, [pc, #8] ; (800118c )
+ 8001182: 681b ldr r3, [r3, #0]
+}
+ 8001184: 4618 mov r0, r3
+ 8001186: 46bd mov sp, r7
+ 8001188: bc80 pop {r7}
+ 800118a: 4770 bx lr
+ 800118c: 20000250 .word 0x20000250
+
+08001190 :
+ * implementations in user file.
+ * @param Delay specifies the delay time length, in milliseconds.
+ * @retval None
+ */
+__weak void HAL_Delay(uint32_t Delay)
+{
+ 8001190: b580 push {r7, lr}
+ 8001192: b084 sub sp, #16
+ 8001194: af00 add r7, sp, #0
+ 8001196: 6078 str r0, [r7, #4]
+ uint32_t tickstart = HAL_GetTick();
+ 8001198: f7ff fff0 bl 800117c
+ 800119c: 60b8 str r0, [r7, #8]
+ uint32_t wait = Delay;
+ 800119e: 687b ldr r3, [r7, #4]
+ 80011a0: 60fb str r3, [r7, #12]
+
+ /* Add a freq to guarantee minimum wait */
+ if (wait < HAL_MAX_DELAY)
+ 80011a2: 68fb ldr r3, [r7, #12]
+ 80011a4: f1b3 3fff cmp.w r3, #4294967295 ; 0xffffffff
+ 80011a8: d005 beq.n 80011b6
+ {
+ wait += (uint32_t)(uwTickFreq);
+ 80011aa: 4b0a ldr r3, [pc, #40] ; (80011d4 )
+ 80011ac: 781b ldrb r3, [r3, #0]
+ 80011ae: 461a mov r2, r3
+ 80011b0: 68fb ldr r3, [r7, #12]
+ 80011b2: 4413 add r3, r2
+ 80011b4: 60fb str r3, [r7, #12]
+ }
+
+ while ((HAL_GetTick() - tickstart) < wait)
+ 80011b6: bf00 nop
+ 80011b8: f7ff ffe0 bl 800117c
+ 80011bc: 4602 mov r2, r0
+ 80011be: 68bb ldr r3, [r7, #8]
+ 80011c0: 1ad3 subs r3, r2, r3
+ 80011c2: 68fa ldr r2, [r7, #12]
+ 80011c4: 429a cmp r2, r3
+ 80011c6: d8f7 bhi.n 80011b8
+ {
+ }
+}
+ 80011c8: bf00 nop
+ 80011ca: bf00 nop
+ 80011cc: 3710 adds r7, #16
+ 80011ce: 46bd mov sp, r7
+ 80011d0: bd80 pop {r7, pc}
+ 80011d2: bf00 nop
+ 80011d4: 20000008 .word 0x20000008
+
+080011d8 <__NVIC_SetPriorityGrouping>:
+ In case of a conflict between priority grouping and available
+ priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+ \param [in] PriorityGroup Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+ 80011d8: b480 push {r7}
+ 80011da: b085 sub sp, #20
+ 80011dc: af00 add r7, sp, #0
+ 80011de: 6078 str r0, [r7, #4]
+ uint32_t reg_value;
+ uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
+ 80011e0: 687b ldr r3, [r7, #4]
+ 80011e2: f003 0307 and.w r3, r3, #7
+ 80011e6: 60fb str r3, [r7, #12]
+
+ reg_value = SCB->AIRCR; /* read old register configuration */
+ 80011e8: 4b0c ldr r3, [pc, #48] ; (800121c <__NVIC_SetPriorityGrouping+0x44>)
+ 80011ea: 68db ldr r3, [r3, #12]
+ 80011ec: 60bb str r3, [r7, #8]
+ reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
+ 80011ee: 68ba ldr r2, [r7, #8]
+ 80011f0: f64f 03ff movw r3, #63743 ; 0xf8ff
+ 80011f4: 4013 ands r3, r2
+ 80011f6: 60bb str r3, [r7, #8]
+ reg_value = (reg_value |
+ ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+ (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */
+ 80011f8: 68fb ldr r3, [r7, #12]
+ 80011fa: 021a lsls r2, r3, #8
+ ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+ 80011fc: 68bb ldr r3, [r7, #8]
+ 80011fe: 4313 orrs r3, r2
+ reg_value = (reg_value |
+ 8001200: f043 63bf orr.w r3, r3, #100139008 ; 0x5f80000
+ 8001204: f443 3300 orr.w r3, r3, #131072 ; 0x20000
+ 8001208: 60bb str r3, [r7, #8]
+ SCB->AIRCR = reg_value;
+ 800120a: 4a04 ldr r2, [pc, #16] ; (800121c <__NVIC_SetPriorityGrouping+0x44>)
+ 800120c: 68bb ldr r3, [r7, #8]
+ 800120e: 60d3 str r3, [r2, #12]
+}
+ 8001210: bf00 nop
+ 8001212: 3714 adds r7, #20
+ 8001214: 46bd mov sp, r7
+ 8001216: bc80 pop {r7}
+ 8001218: 4770 bx lr
+ 800121a: bf00 nop
+ 800121c: e000ed00 .word 0xe000ed00
+
+08001220 <__NVIC_GetPriorityGrouping>:
+ \brief Get Priority Grouping
+ \details Reads the priority grouping field from the NVIC Interrupt Controller.
+ \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+ 8001220: b480 push {r7}
+ 8001222: af00 add r7, sp, #0
+ return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+ 8001224: 4b04 ldr r3, [pc, #16] ; (8001238 <__NVIC_GetPriorityGrouping+0x18>)
+ 8001226: 68db ldr r3, [r3, #12]
+ 8001228: 0a1b lsrs r3, r3, #8
+ 800122a: f003 0307 and.w r3, r3, #7
+}
+ 800122e: 4618 mov r0, r3
+ 8001230: 46bd mov sp, r7
+ 8001232: bc80 pop {r7}
+ 8001234: 4770 bx lr
+ 8001236: bf00 nop
+ 8001238: e000ed00 .word 0xe000ed00
+
+0800123c <__NVIC_SetPriority>:
+ \param [in] IRQn Interrupt number.
+ \param [in] priority Priority to set.
+ \note The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+ 800123c: b480 push {r7}
+ 800123e: b083 sub sp, #12
+ 8001240: af00 add r7, sp, #0
+ 8001242: 4603 mov r3, r0
+ 8001244: 6039 str r1, [r7, #0]
+ 8001246: 71fb strb r3, [r7, #7]
+ if ((int32_t)(IRQn) >= 0)
+ 8001248: f997 3007 ldrsb.w r3, [r7, #7]
+ 800124c: 2b00 cmp r3, #0
+ 800124e: db0a blt.n 8001266 <__NVIC_SetPriority+0x2a>
+ {
+ NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+ 8001250: 683b ldr r3, [r7, #0]
+ 8001252: b2da uxtb r2, r3
+ 8001254: 490c ldr r1, [pc, #48] ; (8001288 <__NVIC_SetPriority+0x4c>)
+ 8001256: f997 3007 ldrsb.w r3, [r7, #7]
+ 800125a: 0112 lsls r2, r2, #4
+ 800125c: b2d2 uxtb r2, r2
+ 800125e: 440b add r3, r1
+ 8001260: f883 2300 strb.w r2, [r3, #768] ; 0x300
+ }
+ else
+ {
+ SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+ }
+}
+ 8001264: e00a b.n 800127c <__NVIC_SetPriority+0x40>
+ SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+ 8001266: 683b ldr r3, [r7, #0]
+ 8001268: b2da uxtb r2, r3
+ 800126a: 4908 ldr r1, [pc, #32] ; (800128c <__NVIC_SetPriority+0x50>)
+ 800126c: 79fb ldrb r3, [r7, #7]
+ 800126e: f003 030f and.w r3, r3, #15
+ 8001272: 3b04 subs r3, #4
+ 8001274: 0112 lsls r2, r2, #4
+ 8001276: b2d2 uxtb r2, r2
+ 8001278: 440b add r3, r1
+ 800127a: 761a strb r2, [r3, #24]
+}
+ 800127c: bf00 nop
+ 800127e: 370c adds r7, #12
+ 8001280: 46bd mov sp, r7
+ 8001282: bc80 pop {r7}
+ 8001284: 4770 bx lr
+ 8001286: bf00 nop
+ 8001288: e000e100 .word 0xe000e100
+ 800128c: e000ed00 .word 0xe000ed00
+
+08001290 :
+ \param [in] PreemptPriority Preemptive priority value (starting from 0).
+ \param [in] SubPriority Subpriority value (starting from 0).
+ \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+ 8001290: b480 push {r7}
+ 8001292: b089 sub sp, #36 ; 0x24
+ 8001294: af00 add r7, sp, #0
+ 8001296: 60f8 str r0, [r7, #12]
+ 8001298: 60b9 str r1, [r7, #8]
+ 800129a: 607a str r2, [r7, #4]
+ uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
+ 800129c: 68fb ldr r3, [r7, #12]
+ 800129e: f003 0307 and.w r3, r3, #7
+ 80012a2: 61fb str r3, [r7, #28]
+ uint32_t PreemptPriorityBits;
+ uint32_t SubPriorityBits;
+
+ PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+ 80012a4: 69fb ldr r3, [r7, #28]
+ 80012a6: f1c3 0307 rsb r3, r3, #7
+ 80012aa: 2b04 cmp r3, #4
+ 80012ac: bf28 it cs
+ 80012ae: 2304 movcs r3, #4
+ 80012b0: 61bb str r3, [r7, #24]
+ SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+ 80012b2: 69fb ldr r3, [r7, #28]
+ 80012b4: 3304 adds r3, #4
+ 80012b6: 2b06 cmp r3, #6
+ 80012b8: d902 bls.n 80012c0
+ 80012ba: 69fb ldr r3, [r7, #28]
+ 80012bc: 3b03 subs r3, #3
+ 80012be: e000 b.n 80012c2
+ 80012c0: 2300 movs r3, #0
+ 80012c2: 617b str r3, [r7, #20]
+
+ return (
+ ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+ 80012c4: f04f 32ff mov.w r2, #4294967295 ; 0xffffffff
+ 80012c8: 69bb ldr r3, [r7, #24]
+ 80012ca: fa02 f303 lsl.w r3, r2, r3
+ 80012ce: 43da mvns r2, r3
+ 80012d0: 68bb ldr r3, [r7, #8]
+ 80012d2: 401a ands r2, r3
+ 80012d4: 697b ldr r3, [r7, #20]
+ 80012d6: 409a lsls r2, r3
+ ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
+ 80012d8: f04f 31ff mov.w r1, #4294967295 ; 0xffffffff
+ 80012dc: 697b ldr r3, [r7, #20]
+ 80012de: fa01 f303 lsl.w r3, r1, r3
+ 80012e2: 43d9 mvns r1, r3
+ 80012e4: 687b ldr r3, [r7, #4]
+ 80012e6: 400b ands r3, r1
+ ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+ 80012e8: 4313 orrs r3, r2
+ );
+}
+ 80012ea: 4618 mov r0, r3
+ 80012ec: 3724 adds r7, #36 ; 0x24
+ 80012ee: 46bd mov sp, r7
+ 80012f0: bc80 pop {r7}
+ 80012f2: 4770 bx lr
+
+080012f4 :
+ \note When the variable __Vendor_SysTickConfig is set to 1, then the
+ function SysTick_Config is not included. In this case, the file device.h
+ must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+ 80012f4: b580 push {r7, lr}
+ 80012f6: b082 sub sp, #8
+ 80012f8: af00 add r7, sp, #0
+ 80012fa: 6078 str r0, [r7, #4]
+ if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+ 80012fc: 687b ldr r3, [r7, #4]
+ 80012fe: 3b01 subs r3, #1
+ 8001300: f1b3 7f80 cmp.w r3, #16777216 ; 0x1000000
+ 8001304: d301 bcc.n 800130a
+ {
+ return (1UL); /* Reload value impossible */
+ 8001306: 2301 movs r3, #1
+ 8001308: e00f b.n 800132a
+ }
+
+ SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
+ 800130a: 4a0a ldr r2, [pc, #40] ; (8001334 )
+ 800130c: 687b ldr r3, [r7, #4]
+ 800130e: 3b01 subs r3, #1
+ 8001310: 6053 str r3, [r2, #4]
+ NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+ 8001312: 210f movs r1, #15
+ 8001314: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
+ 8001318: f7ff ff90 bl 800123c <__NVIC_SetPriority>
+ SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
+ 800131c: 4b05 ldr r3, [pc, #20] ; (8001334 )
+ 800131e: 2200 movs r2, #0
+ 8001320: 609a str r2, [r3, #8]
+ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
+ 8001322: 4b04 ldr r3, [pc, #16] ; (8001334 )
+ 8001324: 2207 movs r2, #7
+ 8001326: 601a str r2, [r3, #0]
+ SysTick_CTRL_TICKINT_Msk |
+ SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
+ return (0UL); /* Function successful */
+ 8001328: 2300 movs r3, #0
+}
+ 800132a: 4618 mov r0, r3
+ 800132c: 3708 adds r7, #8
+ 800132e: 46bd mov sp, r7
+ 8001330: bd80 pop {r7, pc}
+ 8001332: bf00 nop
+ 8001334: e000e010 .word 0xe000e010
+
+08001338 :
+ * @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
+ * The pending IRQ priority will be managed only by the subpriority.
+ * @retval None
+ */
+void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+ 8001338: b580 push {r7, lr}
+ 800133a: b082 sub sp, #8
+ 800133c: af00 add r7, sp, #0
+ 800133e: 6078 str r0, [r7, #4]
+ /* Check the parameters */
+ assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
+
+ /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
+ NVIC_SetPriorityGrouping(PriorityGroup);
+ 8001340: 6878 ldr r0, [r7, #4]
+ 8001342: f7ff ff49 bl 80011d8 <__NVIC_SetPriorityGrouping>
+}
+ 8001346: bf00 nop
+ 8001348: 3708 adds r7, #8
+ 800134a: 46bd mov sp, r7
+ 800134c: bd80 pop {r7, pc}
+
+0800134e :
+ * This parameter can be a value between 0 and 15
+ * A lower priority value indicates a higher priority.
+ * @retval None
+ */
+void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+ 800134e: b580 push {r7, lr}
+ 8001350: b086 sub sp, #24
+ 8001352: af00 add r7, sp, #0
+ 8001354: 4603 mov r3, r0
+ 8001356: 60b9 str r1, [r7, #8]
+ 8001358: 607a str r2, [r7, #4]
+ 800135a: 73fb strb r3, [r7, #15]
+ uint32_t prioritygroup = 0x00U;
+ 800135c: 2300 movs r3, #0
+ 800135e: 617b str r3, [r7, #20]
+
+ /* Check the parameters */
+ assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
+ assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
+
+ prioritygroup = NVIC_GetPriorityGrouping();
+ 8001360: f7ff ff5e bl 8001220 <__NVIC_GetPriorityGrouping>
+ 8001364: 6178 str r0, [r7, #20]
+
+ NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
+ 8001366: 687a ldr r2, [r7, #4]
+ 8001368: 68b9 ldr r1, [r7, #8]
+ 800136a: 6978 ldr r0, [r7, #20]
+ 800136c: f7ff ff90 bl 8001290
+ 8001370: 4602 mov r2, r0
+ 8001372: f997 300f ldrsb.w r3, [r7, #15]
+ 8001376: 4611 mov r1, r2
+ 8001378: 4618 mov r0, r3
+ 800137a: f7ff ff5f bl 800123c <__NVIC_SetPriority>
+}
+ 800137e: bf00 nop
+ 8001380: 3718 adds r7, #24
+ 8001382: 46bd mov sp, r7
+ 8001384: bd80 pop {r7, pc}
+
+08001386 :
+ * @param TicksNumb: Specifies the ticks Number of ticks between two interrupts.
+ * @retval status: - 0 Function succeeded.
+ * - 1 Function failed.
+ */
+uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
+{
+ 8001386: b580 push {r7, lr}
+ 8001388: b082 sub sp, #8
+ 800138a: af00 add r7, sp, #0
+ 800138c: 6078 str r0, [r7, #4]
+ return SysTick_Config(TicksNumb);
+ 800138e: 6878 ldr r0, [r7, #4]
+ 8001390: f7ff ffb0 bl 80012f4
+ 8001394: 4603 mov r3, r0
+}
+ 8001396: 4618 mov r0, r3
+ 8001398: 3708 adds r7, #8
+ 800139a: 46bd mov sp, r7
+ 800139c: bd80 pop {r7, pc}
+ ...
+
+080013a0 :
+ * @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
+ * the configuration information for the specified GPIO peripheral.
+ * @retval None
+ */
+void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
+{
+ 80013a0: b480 push {r7}
+ 80013a2: b08b sub sp, #44 ; 0x2c
+ 80013a4: af00 add r7, sp, #0
+ 80013a6: 6078 str r0, [r7, #4]
+ 80013a8: 6039 str r1, [r7, #0]
+ uint32_t position = 0x00u;
+ 80013aa: 2300 movs r3, #0
+ 80013ac: 627b str r3, [r7, #36] ; 0x24
+ uint32_t ioposition;
+ uint32_t iocurrent;
+ uint32_t temp;
+ uint32_t config = 0x00u;
+ 80013ae: 2300 movs r3, #0
+ 80013b0: 623b str r3, [r7, #32]
+ assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
+ assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
+ assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
+
+ /* Configure the port pins */
+ while (((GPIO_Init->Pin) >> position) != 0x00u)
+ 80013b2: e179 b.n 80016a8
+ {
+ /* Get the IO position */
+ ioposition = (0x01uL << position);
+ 80013b4: 2201 movs r2, #1
+ 80013b6: 6a7b ldr r3, [r7, #36] ; 0x24
+ 80013b8: fa02 f303 lsl.w r3, r2, r3
+ 80013bc: 61fb str r3, [r7, #28]
+
+ /* Get the current IO position */
+ iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
+ 80013be: 683b ldr r3, [r7, #0]
+ 80013c0: 681b ldr r3, [r3, #0]
+ 80013c2: 69fa ldr r2, [r7, #28]
+ 80013c4: 4013 ands r3, r2
+ 80013c6: 61bb str r3, [r7, #24]
+
+ if (iocurrent == ioposition)
+ 80013c8: 69ba ldr r2, [r7, #24]
+ 80013ca: 69fb ldr r3, [r7, #28]
+ 80013cc: 429a cmp r2, r3
+ 80013ce: f040 8168 bne.w 80016a2
+ {
+ /* Check the Alternate function parameters */
+ assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
+
+ /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
+ switch (GPIO_Init->Mode)
+ 80013d2: 683b ldr r3, [r7, #0]
+ 80013d4: 685b ldr r3, [r3, #4]
+ 80013d6: 4aa0 ldr r2, [pc, #640] ; (8001658 )
+ 80013d8: 4293 cmp r3, r2
+ 80013da: d05e beq.n 800149a
+ 80013dc: 4a9e ldr r2, [pc, #632] ; (8001658 )
+ 80013de: 4293 cmp r3, r2
+ 80013e0: d875 bhi.n 80014ce
+ 80013e2: 4a9e ldr r2, [pc, #632] ; (800165c )
+ 80013e4: 4293 cmp r3, r2
+ 80013e6: d058 beq.n 800149a
+ 80013e8: 4a9c ldr r2, [pc, #624] ; (800165c )
+ 80013ea: 4293 cmp r3, r2
+ 80013ec: d86f bhi.n 80014ce
+ 80013ee: 4a9c ldr r2, [pc, #624] ; (8001660 )
+ 80013f0: 4293 cmp r3, r2
+ 80013f2: d052 beq.n 800149a
+ 80013f4: 4a9a ldr r2, [pc, #616] ; (8001660 )
+ 80013f6: 4293 cmp r3, r2
+ 80013f8: d869 bhi.n 80014ce
+ 80013fa: 4a9a ldr r2, [pc, #616] ; (8001664 )
+ 80013fc: 4293 cmp r3, r2
+ 80013fe: d04c beq.n 800149a
+ 8001400: 4a98 ldr r2, [pc, #608] ; (8001664 )
+ 8001402: 4293 cmp r3, r2
+ 8001404: d863 bhi.n 80014ce
+ 8001406: 4a98 ldr r2, [pc, #608] ; (8001668 )
+ 8001408: 4293 cmp r3, r2
+ 800140a: d046 beq.n 800149a
+ 800140c: 4a96 ldr r2, [pc, #600] ; (8001668 )
+ 800140e: 4293 cmp r3, r2
+ 8001410: d85d bhi.n 80014ce
+ 8001412: 2b12 cmp r3, #18
+ 8001414: d82a bhi.n 800146c
+ 8001416: 2b12 cmp r3, #18
+ 8001418: d859 bhi.n 80014ce
+ 800141a: a201 add r2, pc, #4 ; (adr r2, 8001420 )
+ 800141c: f852 f023 ldr.w pc, [r2, r3, lsl #2]
+ 8001420: 0800149b .word 0x0800149b
+ 8001424: 08001475 .word 0x08001475
+ 8001428: 08001487 .word 0x08001487
+ 800142c: 080014c9 .word 0x080014c9
+ 8001430: 080014cf .word 0x080014cf
+ 8001434: 080014cf .word 0x080014cf
+ 8001438: 080014cf .word 0x080014cf
+ 800143c: 080014cf .word 0x080014cf
+ 8001440: 080014cf .word 0x080014cf
+ 8001444: 080014cf .word 0x080014cf
+ 8001448: 080014cf .word 0x080014cf
+ 800144c: 080014cf .word 0x080014cf
+ 8001450: 080014cf .word 0x080014cf
+ 8001454: 080014cf .word 0x080014cf
+ 8001458: 080014cf .word 0x080014cf
+ 800145c: 080014cf .word 0x080014cf
+ 8001460: 080014cf .word 0x080014cf
+ 8001464: 0800147d .word 0x0800147d
+ 8001468: 08001491 .word 0x08001491
+ 800146c: 4a7f ldr r2, [pc, #508] ; (800166c )
+ 800146e: 4293 cmp r3, r2
+ 8001470: d013 beq.n 800149a
+ config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
+ break;
+
+ /* Parameters are checked with assert_param */
+ default:
+ break;
+ 8001472: e02c b.n 80014ce
+ config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
+ 8001474: 683b ldr r3, [r7, #0]
+ 8001476: 68db ldr r3, [r3, #12]
+ 8001478: 623b str r3, [r7, #32]
+ break;
+ 800147a: e029 b.n 80014d0
+ config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
+ 800147c: 683b ldr r3, [r7, #0]
+ 800147e: 68db ldr r3, [r3, #12]
+ 8001480: 3304 adds r3, #4
+ 8001482: 623b str r3, [r7, #32]
+ break;
+ 8001484: e024 b.n 80014d0
+ config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
+ 8001486: 683b ldr r3, [r7, #0]
+ 8001488: 68db ldr r3, [r3, #12]
+ 800148a: 3308 adds r3, #8
+ 800148c: 623b str r3, [r7, #32]
+ break;
+ 800148e: e01f b.n 80014d0
+ config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
+ 8001490: 683b ldr r3, [r7, #0]
+ 8001492: 68db ldr r3, [r3, #12]
+ 8001494: 330c adds r3, #12
+ 8001496: 623b str r3, [r7, #32]
+ break;
+ 8001498: e01a b.n 80014d0
+ if (GPIO_Init->Pull == GPIO_NOPULL)
+ 800149a: 683b ldr r3, [r7, #0]
+ 800149c: 689b ldr r3, [r3, #8]
+ 800149e: 2b00 cmp r3, #0
+ 80014a0: d102 bne.n 80014a8
+ config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
+ 80014a2: 2304 movs r3, #4
+ 80014a4: 623b str r3, [r7, #32]
+ break;
+ 80014a6: e013 b.n 80014d0
+ else if (GPIO_Init->Pull == GPIO_PULLUP)
+ 80014a8: 683b ldr r3, [r7, #0]
+ 80014aa: 689b ldr r3, [r3, #8]
+ 80014ac: 2b01 cmp r3, #1
+ 80014ae: d105 bne.n 80014bc
+ config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
+ 80014b0: 2308 movs r3, #8
+ 80014b2: 623b str r3, [r7, #32]
+ GPIOx->BSRR = ioposition;
+ 80014b4: 687b ldr r3, [r7, #4]
+ 80014b6: 69fa ldr r2, [r7, #28]
+ 80014b8: 611a str r2, [r3, #16]
+ break;
+ 80014ba: e009 b.n 80014d0
+ config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
+ 80014bc: 2308 movs r3, #8
+ 80014be: 623b str r3, [r7, #32]
+ GPIOx->BRR = ioposition;
+ 80014c0: 687b ldr r3, [r7, #4]
+ 80014c2: 69fa ldr r2, [r7, #28]
+ 80014c4: 615a str r2, [r3, #20]
+ break;
+ 80014c6: e003 b.n 80014d0
+ config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
+ 80014c8: 2300 movs r3, #0
+ 80014ca: 623b str r3, [r7, #32]
+ break;
+ 80014cc: e000 b.n 80014d0
+ break;
+ 80014ce: bf00 nop
+ }
+
+ /* Check if the current bit belongs to first half or last half of the pin count number
+ in order to address CRH or CRL register*/
+ configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
+ 80014d0: 69bb ldr r3, [r7, #24]
+ 80014d2: 2bff cmp r3, #255 ; 0xff
+ 80014d4: d801 bhi.n 80014da
+ 80014d6: 687b ldr r3, [r7, #4]
+ 80014d8: e001 b.n 80014de
+ 80014da: 687b ldr r3, [r7, #4]
+ 80014dc: 3304 adds r3, #4
+ 80014de: 617b str r3, [r7, #20]
+ registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
+ 80014e0: 69bb ldr r3, [r7, #24]
+ 80014e2: 2bff cmp r3, #255 ; 0xff
+ 80014e4: d802 bhi.n 80014ec
+ 80014e6: 6a7b ldr r3, [r7, #36] ; 0x24
+ 80014e8: 009b lsls r3, r3, #2
+ 80014ea: e002 b.n 80014f2
+ 80014ec: 6a7b ldr r3, [r7, #36] ; 0x24
+ 80014ee: 3b08 subs r3, #8
+ 80014f0: 009b lsls r3, r3, #2
+ 80014f2: 613b str r3, [r7, #16]
+
+ /* Apply the new configuration of the pin to the register */
+ MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
+ 80014f4: 697b ldr r3, [r7, #20]
+ 80014f6: 681a ldr r2, [r3, #0]
+ 80014f8: 210f movs r1, #15
+ 80014fa: 693b ldr r3, [r7, #16]
+ 80014fc: fa01 f303 lsl.w r3, r1, r3
+ 8001500: 43db mvns r3, r3
+ 8001502: 401a ands r2, r3
+ 8001504: 6a39 ldr r1, [r7, #32]
+ 8001506: 693b ldr r3, [r7, #16]
+ 8001508: fa01 f303 lsl.w r3, r1, r3
+ 800150c: 431a orrs r2, r3
+ 800150e: 697b ldr r3, [r7, #20]
+ 8001510: 601a str r2, [r3, #0]
+
+ /*--------------------- EXTI Mode Configuration ------------------------*/
+ /* Configure the External Interrupt or event for the current IO */
+ if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
+ 8001512: 683b ldr r3, [r7, #0]
+ 8001514: 685b ldr r3, [r3, #4]
+ 8001516: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
+ 800151a: 2b00 cmp r3, #0
+ 800151c: f000 80c1 beq.w 80016a2
+ {
+ /* Enable AFIO Clock */
+ __HAL_RCC_AFIO_CLK_ENABLE();
+ 8001520: 4b53 ldr r3, [pc, #332] ; (8001670 )
+ 8001522: 699b ldr r3, [r3, #24]
+ 8001524: 4a52 ldr r2, [pc, #328] ; (8001670 )
+ 8001526: f043 0301 orr.w r3, r3, #1
+ 800152a: 6193 str r3, [r2, #24]
+ 800152c: 4b50 ldr r3, [pc, #320] ; (8001670 )
+ 800152e: 699b ldr r3, [r3, #24]
+ 8001530: f003 0301 and.w r3, r3, #1
+ 8001534: 60bb str r3, [r7, #8]
+ 8001536: 68bb ldr r3, [r7, #8]
+ temp = AFIO->EXTICR[position >> 2u];
+ 8001538: 4a4e ldr r2, [pc, #312] ; (8001674 )
+ 800153a: 6a7b ldr r3, [r7, #36] ; 0x24
+ 800153c: 089b lsrs r3, r3, #2
+ 800153e: 3302 adds r3, #2
+ 8001540: f852 3023 ldr.w r3, [r2, r3, lsl #2]
+ 8001544: 60fb str r3, [r7, #12]
+ CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
+ 8001546: 6a7b ldr r3, [r7, #36] ; 0x24
+ 8001548: f003 0303 and.w r3, r3, #3
+ 800154c: 009b lsls r3, r3, #2
+ 800154e: 220f movs r2, #15
+ 8001550: fa02 f303 lsl.w r3, r2, r3
+ 8001554: 43db mvns r3, r3
+ 8001556: 68fa ldr r2, [r7, #12]
+ 8001558: 4013 ands r3, r2
+ 800155a: 60fb str r3, [r7, #12]
+ SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
+ 800155c: 687b ldr r3, [r7, #4]
+ 800155e: 4a46 ldr r2, [pc, #280] ; (8001678 )
+ 8001560: 4293 cmp r3, r2
+ 8001562: d01f beq.n 80015a4
+ 8001564: 687b ldr r3, [r7, #4]
+ 8001566: 4a45 ldr r2, [pc, #276] ; (800167c )
+ 8001568: 4293 cmp r3, r2
+ 800156a: d019 beq.n 80015a0
+ 800156c: 687b ldr r3, [r7, #4]
+ 800156e: 4a44 ldr r2, [pc, #272] ; (8001680 )
+ 8001570: 4293 cmp r3, r2
+ 8001572: d013 beq.n 800159c
+ 8001574: 687b ldr r3, [r7, #4]
+ 8001576: 4a43 ldr r2, [pc, #268] ; (8001684 )
+ 8001578: 4293 cmp r3, r2
+ 800157a: d00d beq.n 8001598
+ 800157c: 687b ldr r3, [r7, #4]
+ 800157e: 4a42 ldr r2, [pc, #264] ; (8001688 )
+ 8001580: 4293 cmp r3, r2
+ 8001582: d007 beq.n 8001594
+ 8001584: 687b ldr r3, [r7, #4]
+ 8001586: 4a41 ldr r2, [pc, #260] ; (800168c )
+ 8001588: 4293 cmp r3, r2
+ 800158a: d101 bne.n 8001590
+ 800158c: 2305 movs r3, #5
+ 800158e: e00a b.n 80015a6
+ 8001590: 2306 movs r3, #6
+ 8001592: e008 b.n 80015a6
+ 8001594: 2304 movs r3, #4
+ 8001596: e006 b.n 80015a6
+ 8001598: 2303 movs r3, #3
+ 800159a: e004 b.n 80015a6
+ 800159c: 2302 movs r3, #2
+ 800159e: e002 b.n 80015a6
+ 80015a0: 2301 movs r3, #1
+ 80015a2: e000 b.n 80015a6
+ 80015a4: 2300 movs r3, #0
+ 80015a6: 6a7a ldr r2, [r7, #36] ; 0x24
+ 80015a8: f002 0203 and.w r2, r2, #3
+ 80015ac: 0092 lsls r2, r2, #2
+ 80015ae: 4093 lsls r3, r2
+ 80015b0: 68fa ldr r2, [r7, #12]
+ 80015b2: 4313 orrs r3, r2
+ 80015b4: 60fb str r3, [r7, #12]
+ AFIO->EXTICR[position >> 2u] = temp;
+ 80015b6: 492f ldr r1, [pc, #188] ; (8001674 )
+ 80015b8: 6a7b ldr r3, [r7, #36] ; 0x24
+ 80015ba: 089b lsrs r3, r3, #2
+ 80015bc: 3302 adds r3, #2
+ 80015be: 68fa ldr r2, [r7, #12]
+ 80015c0: f841 2023 str.w r2, [r1, r3, lsl #2]
+
+
+ /* Configure the interrupt mask */
+ if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
+ 80015c4: 683b ldr r3, [r7, #0]
+ 80015c6: 685b ldr r3, [r3, #4]
+ 80015c8: f403 3380 and.w r3, r3, #65536 ; 0x10000
+ 80015cc: 2b00 cmp r3, #0
+ 80015ce: d006 beq.n 80015de
+ {
+ SET_BIT(EXTI->IMR, iocurrent);
+ 80015d0: 4b2f ldr r3, [pc, #188] ; (8001690 )
+ 80015d2: 681a ldr r2, [r3, #0]
+ 80015d4: 492e ldr r1, [pc, #184] ; (8001690 )
+ 80015d6: 69bb ldr r3, [r7, #24]
+ 80015d8: 4313 orrs r3, r2
+ 80015da: 600b str r3, [r1, #0]
+ 80015dc: e006 b.n 80015ec
+ }
+ else
+ {
+ CLEAR_BIT(EXTI->IMR, iocurrent);
+ 80015de: 4b2c ldr r3, [pc, #176] ; (8001690 )
+ 80015e0: 681a ldr r2, [r3, #0]
+ 80015e2: 69bb ldr r3, [r7, #24]
+ 80015e4: 43db mvns r3, r3
+ 80015e6: 492a ldr r1, [pc, #168] ; (8001690 )
+ 80015e8: 4013 ands r3, r2
+ 80015ea: 600b str r3, [r1, #0]
+ }
+
+ /* Configure the event mask */
+ if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
+ 80015ec: 683b ldr r3, [r7, #0]
+ 80015ee: 685b ldr r3, [r3, #4]
+ 80015f0: f403 3300 and.w r3, r3, #131072 ; 0x20000
+ 80015f4: 2b00 cmp r3, #0
+ 80015f6: d006 beq.n 8001606
+ {
+ SET_BIT(EXTI->EMR, iocurrent);
+ 80015f8: 4b25 ldr r3, [pc, #148] ; (8001690 )
+ 80015fa: 685a ldr r2, [r3, #4]
+ 80015fc: 4924 ldr r1, [pc, #144] ; (8001690 )
+ 80015fe: 69bb ldr r3, [r7, #24]
+ 8001600: 4313 orrs r3, r2
+ 8001602: 604b str r3, [r1, #4]
+ 8001604: e006 b.n 8001614
+ }
+ else
+ {
+ CLEAR_BIT(EXTI->EMR, iocurrent);
+ 8001606: 4b22 ldr r3, [pc, #136] ; (8001690 )
+ 8001608: 685a ldr r2, [r3, #4]
+ 800160a: 69bb ldr r3, [r7, #24]
+ 800160c: 43db mvns r3, r3
+ 800160e: 4920 ldr r1, [pc, #128] ; (8001690 )
+ 8001610: 4013 ands r3, r2
+ 8001612: 604b str r3, [r1, #4]
+ }
+
+ /* Enable or disable the rising trigger */
+ if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
+ 8001614: 683b ldr r3, [r7, #0]
+ 8001616: 685b ldr r3, [r3, #4]
+ 8001618: f403 1380 and.w r3, r3, #1048576 ; 0x100000
+ 800161c: 2b00 cmp r3, #0
+ 800161e: d006 beq.n 800162e
+ {
+ SET_BIT(EXTI->RTSR, iocurrent);
+ 8001620: 4b1b ldr r3, [pc, #108] ; (8001690 )
+ 8001622: 689a ldr r2, [r3, #8]
+ 8001624: 491a ldr r1, [pc, #104] ; (8001690 )
+ 8001626: 69bb ldr r3, [r7, #24]
+ 8001628: 4313 orrs r3, r2
+ 800162a: 608b str r3, [r1, #8]
+ 800162c: e006 b.n 800163c
+ }
+ else
+ {
+ CLEAR_BIT(EXTI->RTSR, iocurrent);
+ 800162e: 4b18 ldr r3, [pc, #96] ; (8001690 )
+ 8001630: 689a ldr r2, [r3, #8]
+ 8001632: 69bb ldr r3, [r7, #24]
+ 8001634: 43db mvns r3, r3
+ 8001636: 4916 ldr r1, [pc, #88] ; (8001690 )
+ 8001638: 4013 ands r3, r2
+ 800163a: 608b str r3, [r1, #8]
+ }
+
+ /* Enable or disable the falling trigger */
+ if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
+ 800163c: 683b ldr r3, [r7, #0]
+ 800163e: 685b ldr r3, [r3, #4]
+ 8001640: f403 1300 and.w r3, r3, #2097152 ; 0x200000
+ 8001644: 2b00 cmp r3, #0
+ 8001646: d025 beq.n 8001694
+ {
+ SET_BIT(EXTI->FTSR, iocurrent);
+ 8001648: 4b11 ldr r3, [pc, #68] ; (8001690 )
+ 800164a: 68da ldr r2, [r3, #12]
+ 800164c: 4910 ldr r1, [pc, #64] ; (8001690 )
+ 800164e: 69bb ldr r3, [r7, #24]
+ 8001650: 4313 orrs r3, r2
+ 8001652: 60cb str r3, [r1, #12]
+ 8001654: e025 b.n 80016a2