016e68ec53
* Add ESP32 Power Management lessons learned document Documents our experimentation with ESP-IDF DFS and why it doesn't work well for Meshtastic (RTOS locks, BLE locks, USB issues). Proposes simpler alternative: manual setCpuFrequencyMhz() control with explicit triggers for when to go fast vs slow. * Addition of traffic management module * Fixing compile issues, but may still need to update protobufs. * Fixing log2Floor in cuckoo hash function * Adding support for traffic management in PhoneAPI. * Making router_preserve_hops work without checking if the previous hop was a router. Also works for CLIENT_BASE. * Adding station-g2 and portduino varients to be able to use this module. * Spoofing from address for nodeinfo cache * Changing name and behavior for zero_hop_telemetry / zero_hop_position * Name change for exhausting telemetry packets and setting hop_limit to 1 so it will be 0 when sent. * Updated hop logic, including exhaustRequested flag to bypass some checks later in the code. * Reducing memory on nrf52 nodes further to 12 bytes per entry, 12KB total using 8 bit hashes with 0.4% collision. Probably ok. Adding portduino to the platforms that don't need to worry about memory as much. * Fixing hopsAway for nodeinfo responses. * traffic_management.nodeinfo_direct_response_min_hops -> traffic_management.nodeinfo_direct_response_max_hops * Removing dry run mode * Updates to UnifiedCacheEntry to use a common cache, created defaults for some values, reduced a couple bytes per entry by using a resolution-scale time selection based on configuration value. * Enhance traffic management logging and configuration. Updated log messages in NextHopRouter and Router to include more context. Adjusted traffic management configuration checks in AdminModule and improved cache handling in TrafficManagementModule. Ensured consistent enabling of traffic management across various variants. * Implement destructor for TrafficManagementModule and improve cache allocation handling. The destructor ensures proper deallocation of cache memory based on its allocation source (PSRAM or heap). Additionally, updated cache allocation logic to log warnings only when PSRAM allocation fails. * Update TrafficManagementModule with enhanced comments for clarity and improve cache handling logic. Update protobuf submodule to latest commit. * Creating consistent log messages * Remove docs/ESP32_Power_Management.md from traffic_module * Add unit tests for Traffic Management Module functionality * Fixing compile issues, but may still need to update protobufs. * Adding support for traffic management in PhoneAPI. * Making router_preserve_hops work without checking if the previous hop was a router. Also works for CLIENT_BASE. * Enhance traffic management logging and configuration. Updated log messages in NextHopRouter and Router to include more context. Adjusted traffic management configuration checks in AdminModule and improved cache handling in TrafficManagementModule. Ensured consistent enabling of traffic management across various variants. * Implement destructor for TrafficManagementModule and improve cache allocation handling. The destructor ensures proper deallocation of cache memory based on its allocation source (PSRAM or heap). Additionally, updated cache allocation logic to log warnings only when PSRAM allocation fails. * Update TrafficManagementModule with enhanced comments for clarity and improve cache handling logic. Update protobuf submodule to latest commit. * Add mock classes and unit tests for Traffic Management Module functionality. * Refactor setup and loop functions in test_main.cpp to include extern "C" linkage * Update comment to include reduced memory requirements Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com> * Re-arranging comments for programmers with the attention span of less than 5 lines of code. Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com> * Update comments in TrafficManagementModule to reflect changes in timestamp epoch handling and memory optimization details. * bug: Use node-wide config_ok_to_mqtt setting for cached NodeInfo replies. * Better way to handle clearing the ok_to_mqtt bit * Add bucketing to cuckoo hashing, allowing for 95% occupied rate before major eviction problems. * Extend nodeinfo cache for psram devices. * Refactor traffic management to make hop exhaustion packet-scoped. Nice catch. * Implement better position precision sanitization in TrafficManagementModule. * Added logic in TrafficManagementModule to invalidate stale traffic state. Also, added some tests to avoid future me from creating a regression here. * Fixing tests for native * Enhance TrafficManagementModule to improve NodeInfo response handling and position deduplication logic. Added tests to ensure local packets bypass transit filters and that NodeInfo requests correctly update the requester information in the cache. Updated deduplication checks to prevent dropping valid position packets under certain conditions. --------- Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>
101 lines
4.3 KiB
C
101 lines
4.3 KiB
C
#define VEXT_ENABLE 36 // active low, powers the oled display and the lora antenna boost
|
|
#define BUTTON_PIN 0
|
|
|
|
#define ADC_CTRL 37
|
|
#define ADC_CTRL_ENABLED HIGH
|
|
#define BATTERY_PIN 1 // A battery voltage measurement pin, voltage divider connected here to measure battery voltage
|
|
#define ADC_CHANNEL ADC1_GPIO1_CHANNEL
|
|
#define ADC_ATTENUATION ADC_ATTEN_DB_2_5 // lower dB for high resistance voltage divider
|
|
#define ADC_MULTIPLIER 4.9 * 1.045
|
|
|
|
#define USE_SX1262
|
|
|
|
#define LORA_DIO0 -1 // a No connect on the SX1262 module
|
|
#define LORA_RESET 12
|
|
#define LORA_DIO1 14 // SX1262 IRQ
|
|
#define LORA_DIO2 13 // SX1262 BUSY
|
|
#define LORA_DIO3 // Not connected on PCB, but internally on the TTGO SX1262, if DIO3 is high the TCXO is enabled
|
|
|
|
#define LORA_SCK 9
|
|
#define LORA_MISO 11
|
|
#define LORA_MOSI 10
|
|
#define LORA_CS 8
|
|
|
|
#define SX126X_CS LORA_CS
|
|
#define SX126X_DIO1 LORA_DIO1
|
|
#define SX126X_BUSY LORA_DIO2
|
|
#define SX126X_RESET LORA_RESET
|
|
|
|
#define SX126X_DIO2_AS_RF_SWITCH
|
|
#define SX126X_DIO3_TCXO_VOLTAGE 1.8
|
|
|
|
// Enable Traffic Management Module for Heltec V4
|
|
#ifndef HAS_TRAFFIC_MANAGEMENT
|
|
#define HAS_TRAFFIC_MANAGEMENT 1
|
|
#endif
|
|
#ifndef TRAFFIC_MANAGEMENT_CACHE_SIZE
|
|
#define TRAFFIC_MANAGEMENT_CACHE_SIZE 2048
|
|
#endif
|
|
|
|
// ---- GC1109 RF FRONT END CONFIGURATION ----
|
|
// The Heltec V4.2 uses a GC1109 FEM chip with integrated PA and LNA
|
|
// RF path: SX1262 -> Pi attenuator -> GC1109 PA -> Antenna
|
|
// Measured net TX gain (non-linear due to PA compression):
|
|
// +11dB at 0-15dBm input (e.g., 10dBm in -> 21dBm out)
|
|
// +10dB at 16-17dBm input
|
|
// +9dB at 18-19dBm input
|
|
// +7dB at 21dBm input (e.g., 21dBm in -> 28dBm out max)
|
|
// Control logic (from GC1109 datasheet):
|
|
// Shutdown: CSD=0, CTX=X, CPS=X
|
|
// Receive LNA: CSD=1, CTX=0, CPS=X (17dB gain, 2dB NF)
|
|
// Transmit bypass: CSD=1, CTX=1, CPS=0 (~1dB loss, no PA)
|
|
// Transmit PA: CSD=1, CTX=1, CPS=1 (full PA enabled)
|
|
// Pin mapping:
|
|
// CTX (pin 6) -> SX1262 DIO2: TX/RX path select (automatic via SX126X_DIO2_AS_RF_SWITCH)
|
|
// CSD (pin 4) -> GPIO2: Chip enable (HIGH=on, LOW=shutdown)
|
|
// CPS (pin 5) -> GPIO46: PA mode select (HIGH=full PA, LOW=bypass)
|
|
// VCC0/VCC1 -> Vfem via U3 LDO, controlled by GPIO7
|
|
// GC1109 FEM: TX/RX path switching is handled by DIO2 -> CTX pin (via SX126X_DIO2_AS_RF_SWITCH)
|
|
// Do NOT use SX126X_TXEN/RXEN as that would cause double-control of GPIO46
|
|
|
|
#define LORA_PA_POWER 7 // VFEM_Ctrl - GC1109 and KCT8103L LDO power enable
|
|
#define LORA_GC1109_PA_EN 2 // CSD - GC1109 chip enable (HIGH=on)
|
|
#define LORA_GC1109_PA_TX_EN 46 // CPS - GC1109 PA mode (HIGH=full PA, LOW=bypass)
|
|
|
|
// ---- KCT8103L RF FRONT END CONFIGURATION ----
|
|
// The Heltec V4.3 uses a KCT8103L FEM chip with integrated PA and LNA
|
|
// RF path: SX1262 -> Pi attenuator -> KCT8103L PA -> Antenna
|
|
// Control logic (from KCT8103L datasheet):
|
|
// Transmit PA: CSD=1, CTX=1, CPS=1
|
|
// Receive LNA: CSD=1, CTX=0, CPS=X (21dB gain, 1.9dB NF)
|
|
// Receive bypass: CSD=1, CTX=1, CPS=0
|
|
// Shutdown: CSD=0, CTX=X, CPS=X
|
|
// Pin mapping:
|
|
// CPS (pin 5) -> SX1262 DIO2: TX/RX path select (automatic via SX126X_DIO2_AS_RF_SWITCH)
|
|
// CSD (pin 4) -> GPIO2: Chip enable (HIGH=on, LOW=shutdown)
|
|
// CTX (pin 6) -> GPIO5: Switch between Receive LNA Mode and Receive Bypass Mode. (HIGH=RX bypass, LOW=RX LNA)
|
|
// VCC0/VCC1 -> Vfem via U3 LDO, controlled by GPIO7
|
|
// KCT8103L FEM: TX/RX path switching is handled by DIO2 -> CPS pin (via SX126X_DIO2_AS_RF_SWITCH)
|
|
|
|
#define LORA_KCT8103L_PA_CSD 2 // CSD - KCT8103L chip enable (HIGH=on)
|
|
#define LORA_KCT8103L_PA_CTX 5 // CTX - Switch between Receive LNA Mode and Receive Bypass Mode. (HIGH=RX bypass, LOW=RX LNA)
|
|
|
|
#if HAS_TFT
|
|
#define USE_TFTDISPLAY 1
|
|
#endif
|
|
/*
|
|
* GPS pins
|
|
*/
|
|
#define GPS_L76K
|
|
#define PIN_GPS_RESET (42) // An output to reset L76K GPS. As per datasheet, low for > 100ms will reset the L76K
|
|
#define GPS_RESET_MODE LOW
|
|
#define PIN_GPS_EN (34)
|
|
#define GPS_EN_ACTIVE LOW
|
|
#define PERIPHERAL_WARMUP_MS 1000 // Make sure I2C QuickLink has stable power before continuing
|
|
#define PIN_GPS_STANDBY (40) // An output to wake GPS, low means allow sleep, high means force wake
|
|
#define PIN_GPS_PPS (41)
|
|
// Seems to be missing on this new board
|
|
#define GPS_TX_PIN (38) // This is for bits going TOWARDS the CPU
|
|
#define GPS_RX_PIN (39) // This is for bits going TOWARDS the GPS
|
|
#define GPS_THREAD_INTERVAL 50
|