diff --git a/.DS_Store b/.DS_Store
new file mode 100644
index 0000000..d132777
Binary files /dev/null and b/.DS_Store differ
diff --git a/Morse_code_PCB/#auto_saved_files# b/Morse_code_PCB/#auto_saved_files#
new file mode 100644
index 0000000..45ec3df
--- /dev/null
+++ b/Morse_code_PCB/#auto_saved_files#
@@ -0,0 +1 @@
+/Users/wuwenfeng/Documents/morse_code_trainer/Morse_code_PCB/_autosave-Morse_code_PCB.kicad_sch
diff --git a/Morse_code_PCB/Morse_code_PCB.kicad_sch b/Morse_code_PCB/Morse_code_PCB.kicad_sch
index 751511b..2787384 100644
--- a/Morse_code_PCB/Morse_code_PCB.kicad_sch
+++ b/Morse_code_PCB/Morse_code_PCB.kicad_sch
@@ -2167,6 +2167,9 @@
(junction (at 331.47 195.58) (diameter 0) (color 0 0 0 0)
(uuid 3f245c18-4bca-4b2e-8839-35198b27b579)
)
+ (junction (at 180.34 109.22) (diameter 0) (color 0 0 0 0)
+ (uuid 4034be23-1868-478e-b4a0-46f0fcc6c5c6)
+ )
(junction (at 64.77 91.44) (diameter 0) (color 0 0 0 0)
(uuid 407c76ee-bebb-409c-a065-130d56d59030)
)
@@ -2200,6 +2203,12 @@
(junction (at 44.45 111.125) (diameter 0) (color 0 0 0 0)
(uuid 5bc8692b-aaf6-4453-8f03-614e77e67d00)
)
+ (junction (at 223.52 81.28) (diameter 0) (color 0 0 0 0)
+ (uuid 5f7dc1e4-f204-4ec9-b7af-8831ee6e3899)
+ )
+ (junction (at 151.13 72.39) (diameter 0) (color 0 0 0 0)
+ (uuid 652d51a2-e959-49ad-9b49-1355e352c1e1)
+ )
(junction (at 108.585 111.125) (diameter 0) (color 0 0 0 0)
(uuid 6cd92f79-dc13-45f9-86ca-570bc1c9be53)
)
@@ -2212,33 +2221,57 @@
(junction (at 82.55 111.125) (diameter 0) (color 0 0 0 0)
(uuid 7421c8de-fa2c-4b3f-9c96-411069890256)
)
+ (junction (at 186.69 72.39) (diameter 0) (color 0 0 0 0)
+ (uuid 74d0c053-ac1f-48a2-bca1-66f7a9eb5f0a)
+ )
(junction (at 66.04 19.685) (diameter 0) (color 0 0 0 0)
(uuid 78e6145c-58bd-4b87-b77b-c9e34c97b75f)
)
+ (junction (at 201.93 67.31) (diameter 0) (color 0 0 0 0)
+ (uuid 844f91d4-a552-4c1f-a6d4-38f4e57e75f5)
+ )
(junction (at 349.885 96.52) (diameter 0) (color 0 0 0 0)
(uuid 845c3758-3f28-4d50-a546-df60da471946)
)
(junction (at 358.775 105.41) (diameter 0) (color 0 0 0 0)
(uuid 90619477-3c43-415e-a3a8-b8303f59ea9e)
)
+ (junction (at 220.98 157.48) (diameter 0) (color 0 0 0 0)
+ (uuid 91d92ea2-6d2d-4a9c-8ddf-ba3bddb27cd0)
+ )
+ (junction (at 177.8 90.17) (diameter 0) (color 0 0 0 0)
+ (uuid 936a315d-79de-480f-a556-c2d187ce9b55)
+ )
(junction (at 367.03 177.8) (diameter 0) (color 0 0 0 0)
(uuid 93f80029-d6d4-4f02-9f20-19a5f553199e)
)
(junction (at 82.55 121.285) (diameter 0) (color 0 0 0 0)
(uuid 95fb789f-d4df-4f99-ba1c-ca81213aa7af)
)
+ (junction (at 180.34 101.6) (diameter 0) (color 0 0 0 0)
+ (uuid 9a10bf82-4f52-405f-ad92-537fa4e3ac52)
+ )
(junction (at 359.41 38.1) (diameter 0) (color 0 0 0 0)
(uuid 9a2d9092-08f4-4605-9911-facfa3d14ae4)
)
+ (junction (at 223.52 72.39) (diameter 0) (color 0 0 0 0)
+ (uuid a2c6a3b1-91d4-40f7-9e60-eae95359afdc)
+ )
(junction (at 29.845 90.17) (diameter 0) (color 0 0 0 0)
(uuid a3356943-2334-400a-a1a6-879da1578786)
)
(junction (at 91.44 111.125) (diameter 0) (color 0 0 0 0)
(uuid a342b7c2-c9b2-4617-9c15-38c12c1851ea)
)
+ (junction (at 167.64 90.17) (diameter 0) (color 0 0 0 0)
+ (uuid a40416ba-ca0b-4c30-877f-b171f2631caa)
+ )
(junction (at 358.775 62.865) (diameter 0) (color 0 0 0 0)
(uuid a581af87-fb67-4eba-b1f1-03a2b62fc5a8)
)
+ (junction (at 218.44 157.48) (diameter 0) (color 0 0 0 0)
+ (uuid b5bb9203-0a0f-4e7c-bfc6-a87d3990d40a)
+ )
(junction (at 58.42 91.44) (diameter 0) (color 0 0 0 0)
(uuid baab4eb5-3a6d-4a45-a4a7-5298e8ca8e3f)
)
@@ -2254,6 +2287,18 @@
(junction (at 304.8 144.78) (diameter 0) (color 0 0 0 0)
(uuid c9b835e5-4271-4644-80d7-f83e9052ee49)
)
+ (junction (at 187.96 67.31) (diameter 0) (color 0 0 0 0)
+ (uuid cceda4b7-e939-4400-b029-fff512bf1acb)
+ )
+ (junction (at 167.64 109.22) (diameter 0) (color 0 0 0 0)
+ (uuid d1eeda82-db62-43c2-af4d-75c78a7aaeb7)
+ )
+ (junction (at 177.8 82.55) (diameter 0) (color 0 0 0 0)
+ (uuid da6270fb-b12d-4427-802d-0c1d27463e11)
+ )
+ (junction (at 223.52 157.48) (diameter 0) (color 0 0 0 0)
+ (uuid dd23a43d-8815-4c73-a56c-9d2faa660a10)
+ )
(junction (at 334.01 144.78) (diameter 0) (color 0 0 0 0)
(uuid dd2fa474-3bd0-4e48-ba7d-adac298e98ff)
)
@@ -2299,6 +2344,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 03abac70-4aa2-40a8-800b-e7db30c3e62b)
)
+ (wire (pts (xy 185.42 82.55) (xy 177.8 82.55))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 03b8dbef-22de-4eba-92a2-7dcb41cdc738)
+ )
(wire (pts (xy 388.62 195.58) (xy 372.11 195.58))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 0457f909-3c09-43e2-918e-f9bbf0a147aa)
@@ -2323,6 +2372,14 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 0a62cbae-1c9f-48cd-8d93-d9df88b13243)
)
+ (wire (pts (xy 190.5 72.39) (xy 186.69 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 0bc55cbe-05a2-4fb1-ae8e-eccb45a64e9a)
+ )
+ (wire (pts (xy 186.69 67.31) (xy 187.96 67.31))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 0bc76391-9a99-4874-8682-7ae8b550fcdb)
+ )
(wire (pts (xy 58.42 91.44) (xy 64.77 91.44))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 10165703-da8a-4933-bd03-1de83ece570c)
@@ -2331,10 +2388,22 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 10b82a86-6374-49b1-bca4-16ea3b40e138)
)
+ (wire (pts (xy 167.64 101.6) (xy 167.64 109.22))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 11044acc-5b97-4b8a-bcf3-4cbb66744c81)
+ )
(wire (pts (xy 366.395 73.025) (xy 374.015 73.025))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 11af898b-5f2c-4dd5-8860-50e1fc715034)
)
+ (wire (pts (xy 218.44 77.47) (xy 218.44 81.28))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 12e8c5e6-f476-43e1-941b-0468ea284dc3)
+ )
+ (wire (pts (xy 193.04 106.68) (xy 205.74 106.68))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 13e9869c-a924-4929-985a-684024f0377e)
+ )
(wire (pts (xy 44.45 130.175) (xy 44.45 130.81))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 14c4cd63-d9b6-4c72-b4e4-51af2050d699)
@@ -2383,6 +2452,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 22767ef6-5abb-4b94-b3a6-2a41c2a867dc)
)
+ (wire (pts (xy 187.96 67.31) (xy 189.23 67.31))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 22d4b765-b917-427c-a567-113773e1520b)
+ )
(wire (pts (xy 368.3 177.8) (xy 368.3 184.15))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 25dd3369-bdb8-45f0-a44b-30cf56766e97)
@@ -2391,6 +2464,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 2621949b-021c-4aa7-80f5-adf65ed8ee38)
)
+ (wire (pts (xy 220.98 157.48) (xy 223.52 157.48))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 274444d1-8da6-4522-aafe-67fa318426a7)
+ )
(wire (pts (xy 54.61 181.61) (xy 55.88 181.61))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 29388bb3-e9f3-4856-a56f-8adb4c0b18fc)
@@ -2439,6 +2516,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 38c0ad0b-4b5c-44b7-800e-2e1f79aadedf)
)
+ (wire (pts (xy 175.26 90.17) (xy 177.8 90.17))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 3a8d36b7-ae2b-4099-920c-31906ad65e30)
+ )
(wire (pts (xy 368.3 177.8) (xy 373.38 177.8))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 3e9c6e9e-971e-4087-959d-7cf1486899a2)
@@ -2487,6 +2568,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 4c5b9fba-d577-48c0-bcc3-ac1798098e41)
)
+ (wire (pts (xy 228.6 72.39) (xy 228.6 73.66))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 4fb261fa-de6a-4a33-899a-d29ad68fb27f)
+ )
(wire (pts (xy 314.96 186.69) (xy 318.77 186.69))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 501196fc-7aa4-4f6a-9072-47f3728776a1)
@@ -2499,6 +2584,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 515bebc9-1ab2-413f-b2a9-61ad67eff9cf)
)
+ (wire (pts (xy 185.42 96.52) (xy 185.42 82.55))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 516ee21d-51fd-46e8-b0a8-d5159065aa7f)
+ )
(wire (pts (xy 40.64 36.83) (xy 45.085 36.83))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 52195a4d-dade-4f7a-a6f5-0a59caef567f)
@@ -2515,6 +2604,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 53b33f89-0a5e-45cd-bc1f-5aac82aab89e)
)
+ (wire (pts (xy 177.8 99.06) (xy 205.74 99.06))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 53cfc117-6bb0-4b9a-9aaa-d2c35450aa93)
+ )
(wire (pts (xy 110.49 179.07) (xy 116.84 179.07))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 54b51d31-2349-4972-8c28-b2ae1a316391)
@@ -2539,6 +2632,18 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 5f33571b-b664-4efb-bb79-624f452c152d)
)
+ (wire (pts (xy 223.52 72.39) (xy 228.6 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 61b1ac70-6d06-4c6c-96d4-a7b8dedb8c29)
+ )
+ (wire (pts (xy 186.69 91.44) (xy 186.69 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 62cb486d-0a66-4e74-a967-ed281dab24f3)
+ )
+ (wire (pts (xy 179.07 67.31) (xy 151.13 67.31))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 62ec4720-71ea-4744-89b7-9377af96acfc)
+ )
(wire (pts (xy 388.62 172.72) (xy 392.43 172.72))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 64b1126b-63bd-4ad7-bee5-a3a1d4c3e6cb)
@@ -2551,6 +2656,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 680953f1-bab2-45b5-97c0-9a10d74a0590)
)
+ (wire (pts (xy 180.34 109.22) (xy 205.74 109.22))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 69865d57-3d25-43a8-a481-21b13df58cfa)
+ )
(wire (pts (xy 299.72 195.58) (xy 304.8 195.58))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 6c206581-e0fd-461b-9470-b056303d171d)
@@ -2575,6 +2684,14 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 75bb07c2-c6c1-43cd-a0fd-4f4e2975c33d)
)
+ (wire (pts (xy 187.96 67.31) (xy 187.96 86.36))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 75c1e7d1-a028-4ae6-a445-cb97b9e27a61)
+ )
+ (wire (pts (xy 175.26 72.39) (xy 151.13 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 7736816f-eb60-4616-b87b-88e78b8485f7)
+ )
(wire (pts (xy 344.805 52.07) (xy 354.33 52.07))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 77f17d9e-57f8-4064-b6d1-4632032cc2e5)
@@ -2595,6 +2712,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 7aa994e8-1f73-4fe7-9ad9-dd1582ab51c6)
)
+ (wire (pts (xy 218.44 157.48) (xy 218.44 160.02))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 7b59be76-6abd-450b-ae11-3a3d7e412e8c)
+ )
(wire (pts (xy 64.77 139.065) (xy 67.31 139.065))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 7b80e310-d7c9-442d-977f-2d38e16d532f)
@@ -2615,6 +2736,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 8443c336-3a43-46f3-87e5-9cf1be3b6f60)
)
+ (wire (pts (xy 223.52 81.28) (xy 226.06 81.28))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 8654a6be-29d5-4462-8fb4-039f8b77920f)
+ )
(wire (pts (xy 359.41 172.72) (xy 359.41 173.99))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 8784d10c-0ac0-4c4e-8e62-fedd2301d30c)
@@ -2663,6 +2788,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 976da33c-3cb7-4adc-8d16-0ee063b49e44)
)
+ (wire (pts (xy 205.74 91.44) (xy 186.69 91.44))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 98ec82c1-07c1-4873-8d25-715c5efce5bc)
+ )
(wire (pts (xy 41.275 17.145) (xy 41.275 20.955))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 997a269f-22a9-4d19-b924-2b46397b1f95)
@@ -2671,6 +2800,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 9b865d01-83b4-4201-bb4c-d8e471b70f2c)
)
+ (wire (pts (xy 223.52 72.39) (xy 223.52 81.28))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid 9c70d6be-7d44-4e91-93dc-68bee7b7c2c1)
+ )
(wire (pts (xy 344.805 54.61) (xy 359.41 54.61))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 9d33a0fe-c65c-4d11-a8ed-96e96a4dcd90)
@@ -2691,6 +2824,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid a2feca1e-932e-4cc6-9f65-40c949995c45)
)
+ (wire (pts (xy 175.26 101.6) (xy 180.34 101.6))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid a310a299-792a-4cd4-8ccf-3ba11bff76c5)
+ )
(wire (pts (xy 359.41 176.53) (xy 359.41 177.8))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid a3b24ead-f6af-43c6-88c6-e117c893951d)
@@ -2715,6 +2852,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid a673f924-516a-4093-be23-cbdb84fae0b9)
)
+ (wire (pts (xy 223.52 157.48) (xy 226.06 157.48))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid a7a2dedf-d5b3-4d61-bb88-0ee29fdb6b09)
+ )
(wire (pts (xy 368.3 195.58) (xy 363.22 195.58))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid a961002a-5ca2-4064-b8d4-a475c2f7d7db)
@@ -2739,6 +2880,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid ae6aa9bf-6413-4d22-b3d3-d822148f8a9f)
)
+ (wire (pts (xy 186.69 72.39) (xy 182.88 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid aeaba207-434c-4889-af8f-7e7a0cdb2151)
+ )
(wire (pts (xy 102.87 181.61) (xy 102.87 184.15))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid aff1b121-9f3f-4b34-a75b-b8b8a0f92296)
@@ -2783,14 +2928,30 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid b9b40065-3d7b-41f6-8610-065fcf73efc1)
)
+ (wire (pts (xy 167.64 82.55) (xy 167.64 90.17))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid bc6da79c-2b1d-4879-b809-80ed1e9bba97)
+ )
(wire (pts (xy 363.22 158.75) (xy 363.22 144.78))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid bce6dad0-f8bf-4037-a62e-5b1bec09552e)
)
+ (wire (pts (xy 204.47 67.31) (xy 201.93 67.31))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid bde63d47-aa0f-4104-8e41-f8b3a07a0243)
+ )
+ (wire (pts (xy 217.17 77.47) (xy 218.44 77.47))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid bf5020c9-3fde-4715-8cad-ddb124053c64)
+ )
(wire (pts (xy 44.45 120.65) (xy 55.245 120.65))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid c027e5a8-26fc-43df-910b-36c2e585ee3b)
)
+ (wire (pts (xy 201.93 72.39) (xy 198.12 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid c161b3a6-ece8-414a-94d3-106b7ca7e828)
+ )
(wire (pts (xy 70.485 77.47) (xy 70.485 83.82))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid c1c14eb9-a3dd-4b08-82c2-f6d9b74ef146)
@@ -2807,6 +2968,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid c8ca2977-60c6-47e7-ae16-c75429d5987c)
)
+ (wire (pts (xy 220.98 81.28) (xy 223.52 81.28))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid c8d5ca8f-4f26-4380-91ec-7bfbbed50503)
+ )
(wire (pts (xy 364.49 43.18) (xy 373.38 43.18))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid c9116b8d-e168-44aa-8187-cd8e4040229e)
@@ -2815,10 +2980,18 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid c92b0571-af2e-4f88-b355-e1c2d9413dfa)
)
+ (wire (pts (xy 201.93 67.31) (xy 196.85 67.31))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid c9b68851-2d0d-4d63-b927-2a439e962bcb)
+ )
(wire (pts (xy 334.01 144.78) (xy 363.22 144.78))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid ca5bacaf-a92d-4025-9056-338079bb613c)
)
+ (wire (pts (xy 201.93 67.31) (xy 201.93 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid cb49a849-396b-414b-85fa-2e86078468bb)
+ )
(wire (pts (xy 299.72 158.75) (xy 318.77 158.75))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid cb8af6ee-30a1-4b21-829e-e46b552209d7)
@@ -2851,6 +3024,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid d542ea6c-df3c-4e0a-9abd-2c97b9602607)
)
+ (wire (pts (xy 218.44 157.48) (xy 220.98 157.48))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid d6faca29-6b77-4743-8ebe-3fb18fc5b2d1)
+ )
(wire (pts (xy 330.835 205.74) (xy 333.375 205.74))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid d85f7eea-61c5-46a5-922a-5bc97e055ad9)
@@ -2875,6 +3052,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid d95aa962-0b90-4788-99cf-a33940d9564f)
)
+ (wire (pts (xy 205.74 96.52) (xy 185.42 96.52))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid dc71b610-72a0-4250-b3dc-8d4f071275d2)
+ )
(wire (pts (xy 358.775 78.105) (xy 358.775 82.55))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid dcf5446c-839c-4922-8a75-13578b13320e)
@@ -2899,10 +3080,18 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e0f1db80-8fbc-453b-a14f-b14375f82f7e)
)
+ (wire (pts (xy 187.96 86.36) (xy 205.74 86.36))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid e1818785-0232-4dd5-98a7-221af5eecd40)
+ )
(wire (pts (xy 304.8 144.78) (xy 304.8 148.59))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e2c453b3-700c-4b1e-9eb6-5024769d4fff)
)
+ (wire (pts (xy 175.26 82.55) (xy 177.8 82.55))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid e4deb2aa-5602-4d24-baee-8301e95df3c1)
+ )
(wire (pts (xy 58.42 82.55) (xy 58.42 83.82))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e54959e2-550e-453f-b43e-e592a638b445)
@@ -2911,10 +3100,18 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e8031a32-9082-4f92-873a-2ecff5a5087a)
)
+ (wire (pts (xy 175.26 109.22) (xy 180.34 109.22))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid e90f36e2-0a78-4911-93e6-7c180ac1a0f4)
+ )
(wire (pts (xy 42.545 111.125) (xy 44.45 111.125))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e9a753ee-f5d5-4742-b8cc-1c57c8da4b59)
)
+ (wire (pts (xy 177.8 90.17) (xy 177.8 99.06))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid e9e7f75c-0c31-4d67-85e0-faf9e10fd3e1)
+ )
(wire (pts (xy 40.64 36.83) (xy 40.64 36.195))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid ea3e1da0-089d-453a-a1b0-75eae3f0d6f2)
@@ -2939,10 +3136,18 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid ecee3477-ff41-4a3e-8355-a0963b5d128a)
)
+ (wire (pts (xy 180.34 101.6) (xy 193.04 101.6))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid ed45006f-f5bc-4503-b8bc-f66391d7cebf)
+ )
(wire (pts (xy 347.98 35.56) (xy 354.33 35.56))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid ed6dade1-8c85-499e-baa0-8c54adbd3897)
)
+ (wire (pts (xy 193.04 101.6) (xy 193.04 106.68))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid f1400b5a-2718-4c4f-a64c-92d7497e2168)
+ )
(wire (pts (xy 25.4 59.055) (xy 53.34 59.055))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid f27e429d-838d-4b4e-ad6a-96afc97205e2)
@@ -2995,6 +3200,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid fcf04f82-526f-4453-9fef-86b6bf8f33c8)
)
+ (wire (pts (xy 151.13 67.31) (xy 151.13 72.39))
+ (stroke (width 0) (type default) (color 0 0 0 0))
+ (uuid ff1a083c-c977-4661-85c1-193cfe071ef5)
+ )
(wire (pts (xy 53.34 59.055) (xy 53.34 57.15))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid ffca6732-7af0-4812-9af7-9228ab7b096f)
@@ -3021,6 +3230,13 @@
(effects (font (size 1.27 1.27)) (justify right) hide)
)
)
+ (global_label "RXD" (shape input) (at 238.76 137.16 0) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify left))
+ (uuid 0cce02f0-e9b7-4d03-a5b1-c97fe575737f)
+ (property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 244.9226 137.0806 0)
+ (effects (font (size 1.27 1.27)) (justify left) hide)
+ )
+ )
(global_label "BAT_CHG_DET" (shape input) (at 344.17 161.29 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 0ce72dd4-a162-45ea-a7df-84fd5e648b2b)
@@ -3049,6 +3265,13 @@
(effects (font (size 1.27 1.27)) (justify left) hide)
)
)
+ (global_label "SW_D" (shape input) (at 238.76 147.32 0) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify left))
+ (uuid 16974a66-63ee-4d75-91d2-5bffd655f5b6)
+ (property "插入图纸页参考" "${INTERSHEET_REFS}" (id 0) (at 246.0717 147.2406 0)
+ (effects (font (size 1.27 1.27)) (justify left) hide)
+ )
+ )
(global_label "K1_DET" (shape input) (at 78.74 139.065 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 1c314be9-edd6-4958-bcd8-4c9e80defeb7)
@@ -3084,6 +3307,13 @@
(effects (font (size 1.27 1.27)) (justify left) hide)
)
)
+ (global_label "SW_L" (shape input) (at 86.36 224.79 180) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify right))
+ (uuid 46253482-33a5-4052-9690-5ce30bc0c140)
+ (property "插入图纸页参考" "${INTERSHEET_REFS}" (id 0) (at 79.2902 224.7106 0)
+ (effects (font (size 1.27 1.27)) (justify right) hide)
+ )
+ )
(global_label "TXD" (shape input) (at 76.2 26.67 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 575bb6cd-262c-4b83-a5e2-f6e46a426eee)
@@ -3098,13 +3328,6 @@
(effects (font (size 1.27 1.27)) (justify right) hide)
)
)
- (global_label "RUN_LED" (shape input) (at 82.55 224.155 180) (fields_autoplaced)
- (effects (font (size 1.27 1.27)) (justify right))
- (uuid 5cb1e5ca-f1d1-422a-9dbd-fd73a3eb07d0)
- (property "插入图纸页参考" "${INTERSHEET_REFS}" (id 0) (at 71.7912 224.2344 0)
- (effects (font (size 1.27 1.27)) (justify right) hide)
- )
- )
(global_label "BAT_CHG_DET" (shape input) (at 41.91 88.265 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 60c25dff-0c84-4969-b2b5-953690273e5f)
@@ -3133,6 +3356,20 @@
(effects (font (size 1.27 1.27)) (justify left) hide)
)
)
+ (global_label "BAT_ADC" (shape input) (at 238.76 114.3 0) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify left))
+ (uuid 6b13a063-2d23-45fb-9290-1cbe3e05c5fe)
+ (property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 249.0955 114.2206 0)
+ (effects (font (size 1.27 1.27)) (justify left) hide)
+ )
+ )
+ (global_label "IIC_SDL" (shape input) (at 205.74 132.08 180) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify right))
+ (uuid 6da3dc33-2480-46a7-b08f-ac8d522e2764)
+ (property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 196.3721 132.0006 0)
+ (effects (font (size 1.27 1.27)) (justify right) hide)
+ )
+ )
(global_label "TXD" (shape input) (at 344.17 166.37 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 785fe102-6080-4f51-a827-78f4446345c9)
@@ -3147,6 +3384,13 @@
(effects (font (size 1.27 1.27)) (justify left) hide)
)
)
+ (global_label "BAT_CHG_DET" (shape input) (at 238.76 116.84 0) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify left))
+ (uuid 9423c406-ce85-4424-8076-6a17e12492ed)
+ (property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 253.6917 116.7606 0)
+ (effects (font (size 1.27 1.27)) (justify left) hide)
+ )
+ )
(global_label "USB_VCC" (shape input) (at 41.275 17.145 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 9765090e-5ec9-418c-8793-e138a4ca0ee8)
@@ -3175,6 +3419,13 @@
(effects (font (size 1.27 1.27)) (justify right) hide)
)
)
+ (global_label "TXD" (shape input) (at 238.76 139.7 0) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify left))
+ (uuid a4fec3ec-1ab8-4ce8-9252-31f2a9686605)
+ (property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 244.6202 139.6206 0)
+ (effects (font (size 1.27 1.27)) (justify left) hide)
+ )
+ )
(global_label "RXD" (shape input) (at 76.2 29.21 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid aea8ebdd-24cc-48f6-a569-93b1b6a74142)
@@ -3196,11 +3447,11 @@
(effects (font (size 1.27 1.27)) (justify left) hide)
)
)
- (global_label "PWR_EN" (shape input) (at 82.55 221.615 180) (fields_autoplaced)
- (effects (font (size 1.27 1.27)) (justify right))
- (uuid bc32bfe1-f778-42a8-8879-2785f51c5b63)
- (property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 72.6983 221.6944 0)
- (effects (font (size 1.27 1.27)) (justify right) hide)
+ (global_label "SW_L" (shape input) (at 238.76 149.86 0) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify left))
+ (uuid c4010abb-8971-4f0b-9048-a5396896c094)
+ (property "插入图纸页参考" "${INTERSHEET_REFS}" (id 0) (at 245.8298 149.7806 0)
+ (effects (font (size 1.27 1.27)) (justify left) hide)
)
)
(global_label "USB_VCC" (shape input) (at 58.42 72.39 0) (fields_autoplaced)
@@ -3210,6 +3461,13 @@
(effects (font (size 1.27 1.27)) (justify left) hide)
)
)
+ (global_label "SW_D" (shape input) (at 86.36 222.25 180) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify right))
+ (uuid c73e01e7-3ef1-4071-82f2-bd2a5898c272)
+ (property "插入图纸页参考" "${INTERSHEET_REFS}" (id 0) (at 79.0483 222.1706 0)
+ (effects (font (size 1.27 1.27)) (justify right) hide)
+ )
+ )
(global_label "BAT_ADC" (shape input) (at 344.17 158.75 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid cbcb4db5-db5f-4238-b5e9-7c269f0aa1c5)
@@ -3224,6 +3482,13 @@
(effects (font (size 1.27 1.27)) (justify left) hide)
)
)
+ (global_label "IIC_SCL" (shape input) (at 205.74 129.54 180) (fields_autoplaced)
+ (effects (font (size 1.27 1.27)) (justify right))
+ (uuid e7e8498f-6d84-4164-a146-807367cb9419)
+ (property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 196.3721 129.4606 0)
+ (effects (font (size 1.27 1.27)) (justify right) hide)
+ )
+ )
(global_label "IIC_SDL" (shape input) (at 344.17 181.61 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid ec648ad6-fb24-4beb-9a26-6b2c04288ce2)
@@ -3269,19 +3534,19 @@
(pin "1" (uuid acccc70d-8fb6-4dee-b56e-8b8aec809c42))
)
- (symbol (lib_id "MCU_ST_STM32F1:STM32F103C8Tx") (at 210.82 93.98 0) (unit 1)
+ (symbol (lib_id "MCU_ST_STM32F1:STM32F103C8Tx") (at 223.52 119.38 0) (unit 1)
(in_bom yes) (on_board yes) (fields_autoplaced)
(uuid 0677197f-925d-49ae-b672-407868493e87)
- (property "Reference" "U7" (id 0) (at 215.3794 132.08 0)
+ (property "Reference" "U7" (id 0) (at 228.0794 157.48 0)
(effects (font (size 1.27 1.27)) (justify left))
)
- (property "Value" "STM32F103C8Tx" (id 1) (at 215.3794 134.62 0)
+ (property "Value" "STM32F103C8Tx" (id 1) (at 228.0794 160.02 0)
(effects (font (size 1.27 1.27)) (justify left))
)
- (property "Footprint" "Package_QFP:LQFP-48_7x7mm_P0.5mm" (id 2) (at 195.58 129.54 0)
+ (property "Footprint" "Package_QFP:LQFP-48_7x7mm_P0.5mm" (id 2) (at 208.28 154.94 0)
(effects (font (size 1.27 1.27)) (justify right) hide)
)
- (property "Datasheet" "http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00161566.pdf" (id 3) (at 210.82 93.98 0)
+ (property "Datasheet" "http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00161566.pdf" (id 3) (at 223.52 119.38 0)
(effects (font (size 1.27 1.27)) hide)
)
(pin "1" (uuid ec7cf9c2-f528-4dbf-a2b9-a3aa0ddc963d))
@@ -3599,6 +3864,22 @@
(pin "2" (uuid 2def88eb-e989-4e96-be6b-8ce0957d36e3))
)
+ (symbol (lib_id "power:GND") (at 218.44 160.02 0) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid 21b46c85-84d4-482d-92fa-d9b0df09e6b9)
+ (property "Reference" "#PWR?" (id 0) (at 218.44 166.37 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Value" "GND" (id 1) (at 218.44 165.1 0))
+ (property "Footprint" "" (id 2) (at 218.44 160.02 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "" (id 3) (at 218.44 160.02 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 5973006c-1575-433e-b44a-e42e4975722a))
+ )
+
(symbol (lib_id "Device:R") (at 377.825 73.025 270) (unit 1)
(in_bom yes) (on_board yes)
(uuid 24690760-2269-4e12-a914-4a79ca256393)
@@ -3614,6 +3895,21 @@
(pin "2" (uuid d185cdde-569e-4a9e-8e2e-d7e8e72c62a0))
)
+ (symbol (lib_id "Device:R") (at 179.07 72.39 90) (unit 1)
+ (in_bom yes) (on_board yes)
+ (uuid 28dce972-fafd-4ac8-b8d0-ff3e3e001c2c)
+ (property "Reference" "R?" (id 0) (at 179.07 69.85 90))
+ (property "Value" "1K" (id 1) (at 179.07 72.39 90))
+ (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (id 2) (at 179.07 74.168 90)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 179.07 72.39 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid c606cbaa-3cc1-428d-be6e-5dae3475d025))
+ (pin "2" (uuid 096da53b-d94e-4019-aaf6-54b420629486))
+ )
+
(symbol (lib_id "Device:C") (at 58.42 87.63 0) (unit 1)
(in_bom yes) (on_board yes)
(uuid 2d338117-477b-4e82-a08e-a090de86844c)
@@ -3633,21 +3929,41 @@
(pin "2" (uuid fd73e918-297c-4282-b487-d15f9d6a2924))
)
- (symbol (lib_id "Device:Crystal") (at 162.56 77.47 0) (unit 1)
+ (symbol (lib_id "Device:Crystal") (at 180.34 105.41 90) (unit 1)
(in_bom yes) (on_board yes) (fields_autoplaced)
(uuid 313df197-02c6-46f5-9c77-acf80bf7847c)
- (property "Reference" "Y2" (id 0) (at 162.56 69.85 0))
- (property "Value" "32.768k" (id 1) (at 162.56 72.39 0))
- (property "Footprint" "Crystal:Crystal_SMD_3215-2Pin_3.2x1.5mm" (id 2) (at 162.56 77.47 0)
+ (property "Reference" "Y2" (id 0) (at 184.15 104.1399 90)
+ (effects (font (size 1.27 1.27)) (justify right))
+ )
+ (property "Value" "32.768k" (id 1) (at 184.15 106.6799 90)
+ (effects (font (size 1.27 1.27)) (justify right))
+ )
+ (property "Footprint" "Crystal:Crystal_SMD_3215-2Pin_3.2x1.5mm" (id 2) (at 180.34 105.41 0)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Datasheet" "~" (id 3) (at 162.56 77.47 0)
+ (property "Datasheet" "~" (id 3) (at 180.34 105.41 0)
(effects (font (size 1.27 1.27)) hide)
)
(pin "1" (uuid 2e2726d3-9ce0-408f-8e09-4809b99caffc))
(pin "2" (uuid 13532bc6-c9ee-429f-a43c-c5ef87eb9989))
)
+ (symbol (lib_id "power:VCC") (at 223.52 72.39 0) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid 31a7b109-39f1-4f47-8fd2-02735ea338cd)
+ (property "Reference" "#PWR?" (id 0) (at 223.52 76.2 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Value" "VCC" (id 1) (at 223.52 67.31 0))
+ (property "Footprint" "" (id 2) (at 223.52 72.39 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "" (id 3) (at 223.52 72.39 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 24a7386c-4c68-4a53-bd44-9bddedc405e8))
+ )
+
(symbol (lib_id "Device:R") (at 44.45 125.095 0) (unit 1)
(in_bom yes) (on_board yes)
(uuid 32e5518b-5e24-4756-b583-015ce860c6eb)
@@ -3663,6 +3979,21 @@
(pin "2" (uuid bd9f9752-0b62-4b31-8aac-daddbf637836))
)
+ (symbol (lib_id "Device:R") (at 193.04 67.31 90) (unit 1)
+ (in_bom yes) (on_board yes)
+ (uuid 33ada24f-a0d9-4b83-b4c9-3e94e63b878f)
+ (property "Reference" "R?" (id 0) (at 193.04 64.77 90))
+ (property "Value" "10K" (id 1) (at 193.04 67.31 90))
+ (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (id 2) (at 193.04 69.088 90)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 193.04 67.31 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid a774a0e5-23bf-4b48-901d-72974321c745))
+ (pin "2" (uuid 4dd3db10-7909-4199-8da7-f2742fcfd170))
+ )
+
(symbol (lib_id "Device:C") (at 106.68 179.07 90) (unit 1)
(in_bom yes) (on_board yes)
(uuid 380da292-0013-443d-ba49-fb4f1b7f982a)
@@ -3815,17 +4146,17 @@
(pin "9" (uuid a29f8df0-3fae-4edf-8d9c-bd5a875b13e3))
)
- (symbol (lib_id "power:VCC") (at 82.55 216.535 90) (unit 1)
+ (symbol (lib_id "power:VCC") (at 86.36 217.17 90) (unit 1)
(in_bom yes) (on_board yes)
(uuid 4bc53345-25fe-427a-a648-514d97b80f54)
- (property "Reference" "#PWR0121" (id 0) (at 86.36 216.535 0)
+ (property "Reference" "#PWR0121" (id 0) (at 90.17 217.17 0)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Value" "VCC" (id 1) (at 78.74 216.535 0))
- (property "Footprint" "" (id 2) (at 82.55 216.535 0)
+ (property "Value" "VCC" (id 1) (at 82.55 217.17 0))
+ (property "Footprint" "" (id 2) (at 86.36 217.17 0)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Datasheet" "" (id 3) (at 82.55 216.535 0)
+ (property "Datasheet" "" (id 3) (at 86.36 217.17 0)
(effects (font (size 1.27 1.27)) hide)
)
(pin "1" (uuid da9b6201-f0ad-4d2a-a816-43004f342313))
@@ -3862,6 +4193,21 @@
(pin "1" (uuid 86d0ebd6-3f72-4457-9c26-bbd62913d687))
)
+ (symbol (lib_id "Device:C") (at 171.45 82.55 90) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid 5bdd29cb-8f55-4095-af05-9d35ec92d17e)
+ (property "Reference" "C?" (id 0) (at 171.45 74.93 90))
+ (property "Value" "C" (id 1) (at 171.45 77.47 90))
+ (property "Footprint" "Capacitor_SMD:C_0402_1005Metric_Pad0.74x0.62mm_HandSolder" (id 2) (at 175.26 81.5848 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 171.45 82.55 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 577b8a16-4a9c-4a68-b5b6-edd8faac8397))
+ (pin "2" (uuid 4736816d-9361-4383-9d46-9f67b0c0e530))
+ )
+
(symbol (lib_id "Device:R") (at 53.34 43.18 0) (unit 1)
(in_bom yes) (on_board yes)
(uuid 5bf4db13-f95c-4510-aa5f-610b83763fd1)
@@ -3907,6 +4253,21 @@
(pin "S1" (uuid 6551c37f-9afc-4b25-9b2a-c1739b8edf17))
)
+ (symbol (lib_id "Device:C") (at 171.45 109.22 90) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid 5c64e8e8-6c2d-483f-aafc-e21e16486282)
+ (property "Reference" "C?" (id 0) (at 171.45 101.6 90))
+ (property "Value" "C" (id 1) (at 171.45 104.14 90))
+ (property "Footprint" "Capacitor_SMD:C_0402_1005Metric_Pad0.74x0.62mm_HandSolder" (id 2) (at 175.26 108.2548 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 171.45 109.22 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 92f759df-e7f5-4cd6-b760-c1a61545e330))
+ (pin "2" (uuid 7080766e-5700-4a31-bc1e-1d239e4d43bf))
+ )
+
(symbol (lib_id "Device:C") (at 48.26 25.4 0) (unit 1)
(in_bom yes) (on_board yes)
(uuid 5dd32f3d-960d-444f-be85-96d5b718d202)
@@ -3941,6 +4302,22 @@
(pin "2" (uuid 5a2af9e3-ad5e-40ea-88cf-da84e56dc935))
)
+ (symbol (lib_id "power:GND") (at 167.64 90.17 0) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid 6c2104bd-3782-49e7-96e0-61c450efbfb5)
+ (property "Reference" "#PWR?" (id 0) (at 167.64 96.52 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Value" "GND" (id 1) (at 167.64 95.25 0))
+ (property "Footprint" "" (id 2) (at 167.64 90.17 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "" (id 3) (at 167.64 90.17 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid b21f0a26-b6ea-4430-b555-e9039bcd3621))
+ )
+
(symbol (lib_id "Device:C") (at 106.68 184.15 90) (unit 1)
(in_bom yes) (on_board yes)
(uuid 6c5bad07-6597-499a-bbb1-65b5ba4a8e58)
@@ -4047,19 +4424,15 @@
(pin "2" (uuid f1435094-ccf9-47e9-8c84-0c9c44a8f781))
)
- (symbol (lib_id "Device:Battery_Cell") (at 132.08 63.5 0) (unit 1)
+ (symbol (lib_id "Device:Battery_Cell") (at 212.09 77.47 270) (unit 1)
(in_bom yes) (on_board yes) (fields_autoplaced)
(uuid 88d8a17c-0ee1-405b-b7c6-a4e8fee4260e)
- (property "Reference" "BT1" (id 0) (at 135.89 60.1979 0)
- (effects (font (size 1.27 1.27)) (justify left))
- )
- (property "Value" "Battery_Cell" (id 1) (at 135.89 62.7379 0)
- (effects (font (size 1.27 1.27)) (justify left))
- )
- (property "Footprint" "MY:BAT_BC501SM" (id 2) (at 132.08 61.976 90)
+ (property "Reference" "BT1" (id 0) (at 214.122 69.85 90))
+ (property "Value" "Battery_Cell" (id 1) (at 214.122 72.39 90))
+ (property "Footprint" "MY:BAT_BC501SM" (id 2) (at 213.614 77.47 90)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Datasheet" "~" (id 3) (at 132.08 61.976 90)
+ (property "Datasheet" "~" (id 3) (at 213.614 77.47 90)
(effects (font (size 1.27 1.27)) hide)
)
(pin "1" (uuid 074d674d-f1d9-4325-a99c-eab01091a621))
@@ -4115,17 +4488,17 @@
(pin "2" (uuid e990d4aa-3652-4433-98b4-deb8fc5b6e36))
)
- (symbol (lib_id "power:GND") (at 82.55 219.075 270) (unit 1)
+ (symbol (lib_id "power:GND") (at 86.36 219.71 270) (unit 1)
(in_bom yes) (on_board yes)
(uuid 8db05113-bb5d-40cb-916f-5b0147562482)
- (property "Reference" "#PWR0120" (id 0) (at 76.2 219.075 0)
+ (property "Reference" "#PWR0120" (id 0) (at 80.01 219.71 0)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Value" "GND" (id 1) (at 78.74 219.075 0))
- (property "Footprint" "" (id 2) (at 82.55 219.075 0)
+ (property "Value" "GND" (id 1) (at 82.55 219.71 0))
+ (property "Footprint" "" (id 2) (at 86.36 219.71 0)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Datasheet" "" (id 3) (at 82.55 219.075 0)
+ (property "Datasheet" "" (id 3) (at 86.36 219.71 0)
(effects (font (size 1.27 1.27)) hide)
)
(pin "1" (uuid 37299e3d-49ce-49aa-8376-30d30c6526f0))
@@ -4151,6 +4524,25 @@
(pin "3" (uuid 1c358b91-989a-4038-b556-b071732a4666))
)
+ (symbol (lib_id "Device:L") (at 228.6 77.47 0) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid 94979294-58f1-45cf-861c-a1d9abf6b6a1)
+ (property "Reference" "L?" (id 0) (at 229.87 76.1999 0)
+ (effects (font (size 1.27 1.27)) (justify left))
+ )
+ (property "Value" "100mH" (id 1) (at 229.87 78.7399 0)
+ (effects (font (size 1.27 1.27)) (justify left))
+ )
+ (property "Footprint" "Inductor_SMD:L_0805_2012Metric" (id 2) (at 228.6 77.47 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 228.6 77.47 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 76738b70-d94d-403d-be39-f81f271a0f9e))
+ (pin "2" (uuid 44ae20d5-0f5f-4320-a4a9-c28977b525c4))
+ )
+
(symbol (lib_id "Device:Buzzer") (at 361.315 85.09 0) (unit 1)
(in_bom yes) (on_board yes) (fields_autoplaced)
(uuid 972eb069-8d6d-41f6-83d3-1d7e45627208)
@@ -4170,15 +4562,19 @@
(pin "2" (uuid 52bf5f1e-b0b0-45c5-a9cc-30fb48e7f10a))
)
- (symbol (lib_id "Device:Crystal") (at 162.56 63.5 0) (unit 1)
+ (symbol (lib_id "Device:Crystal") (at 177.8 86.36 90) (unit 1)
(in_bom yes) (on_board yes) (fields_autoplaced)
(uuid 98a4e67b-a902-425f-8239-d37d3d9798fa)
- (property "Reference" "Y1" (id 0) (at 162.56 55.88 0))
- (property "Value" "8M" (id 1) (at 162.56 58.42 0))
- (property "Footprint" "Crystal:Crystal_SMD_5032-2Pin_5.0x3.2mm" (id 2) (at 162.56 63.5 0)
+ (property "Reference" "Y1" (id 0) (at 181.61 85.0899 90)
+ (effects (font (size 1.27 1.27)) (justify right))
+ )
+ (property "Value" "8M" (id 1) (at 181.61 87.6299 90)
+ (effects (font (size 1.27 1.27)) (justify right))
+ )
+ (property "Footprint" "Crystal:Crystal_SMD_5032-2Pin_5.0x3.2mm" (id 2) (at 177.8 86.36 0)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Datasheet" "~" (id 3) (at 162.56 63.5 0)
+ (property "Datasheet" "~" (id 3) (at 177.8 86.36 0)
(effects (font (size 1.27 1.27)) hide)
)
(pin "1" (uuid 3d8dee54-b40e-4a44-bf51-bf7310c37e8d))
@@ -4221,19 +4617,19 @@
(pin "2" (uuid ccdd9ea8-b569-48e4-b835-17b0f4e8725c))
)
- (symbol (lib_id "Connector:Conn_01x04_Female") (at 87.63 219.075 0) (unit 1)
+ (symbol (lib_id "Connector:Conn_01x04_Female") (at 91.44 219.71 0) (unit 1)
(in_bom yes) (on_board yes) (fields_autoplaced)
(uuid 9f9d9ec1-f12a-47cb-a033-e6a9e0eb276a)
- (property "Reference" "J5" (id 0) (at 89.535 219.0749 0)
+ (property "Reference" "J5" (id 0) (at 93.345 219.7099 0)
(effects (font (size 1.27 1.27)) (justify left))
)
- (property "Value" "Conn_01x04_Female" (id 1) (at 89.535 221.6149 0)
+ (property "Value" "Conn_01x04_Female" (id 1) (at 93.345 222.2499 0)
(effects (font (size 1.27 1.27)) (justify left))
)
- (property "Footprint" "MY:SIP-4" (id 2) (at 87.63 219.075 0)
+ (property "Footprint" "MY:SIP-4" (id 2) (at 91.44 219.71 0)
(effects (font (size 1.27 1.27)) hide)
)
- (property "Datasheet" "~" (id 3) (at 87.63 219.075 0)
+ (property "Datasheet" "~" (id 3) (at 91.44 219.71 0)
(effects (font (size 1.27 1.27)) hide)
)
(pin "1" (uuid 56620332-4506-4e68-83be-ce8c73e73020))
@@ -4416,6 +4812,25 @@
(pin "2" (uuid 4e6d461c-37d8-4efc-9476-aa998097df97))
)
+ (symbol (lib_id "Device:C") (at 182.88 67.31 270) (unit 1)
+ (in_bom yes) (on_board yes)
+ (uuid b5b14a72-6174-4e0d-a89b-0052cd50bb4f)
+ (property "Reference" "C?" (id 0) (at 185.42 63.5 0)
+ (effects (font (size 1.27 1.27)) (justify left))
+ )
+ (property "Value" "100nF" (id 1) (at 180.34 60.96 0)
+ (effects (font (size 1.27 1.27)) (justify left))
+ )
+ (property "Footprint" "Capacitor_SMD:C_0805_2012Metric" (id 2) (at 179.07 68.2752 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 182.88 67.31 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid efdb53e3-c9e8-4424-a42e-08939df4df75))
+ (pin "2" (uuid 4407ceea-5fa9-4b32-8991-89270e209011))
+ )
+
(symbol (lib_id "Transistor_FET:AO3400A") (at 356.235 96.52 0) (unit 1)
(in_bom yes) (on_board yes)
(uuid b68ef65c-4e1d-4f1f-b670-988ac039a2a1)
@@ -4516,6 +4931,68 @@
(pin "2" (uuid 96bcdb1f-b8e7-420f-8c77-538b93ac3005))
)
+ (symbol (lib_id "Device:C") (at 171.45 90.17 90) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid c46704c8-86a9-4f34-9da9-6591a57c007e)
+ (property "Reference" "C?" (id 0) (at 171.45 82.55 90))
+ (property "Value" "C" (id 1) (at 171.45 85.09 90))
+ (property "Footprint" "Capacitor_SMD:C_0402_1005Metric_Pad0.74x0.62mm_HandSolder" (id 2) (at 175.26 89.2048 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 171.45 90.17 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid d34d1a16-2950-4e7a-9c8a-737eb401685e))
+ (pin "2" (uuid 11267c1f-ff31-4e53-a2c6-2c0fa744aecd))
+ )
+
+ (symbol (lib_id "Device:C") (at 171.45 101.6 90) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid c5449947-3eb6-438a-a259-9adb710c7987)
+ (property "Reference" "C?" (id 0) (at 171.45 93.98 90))
+ (property "Value" "" (id 1) (at 171.45 96.52 90))
+ (property "Footprint" "" (id 2) (at 175.26 100.6348 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 171.45 101.6 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 6558fe1b-a3c8-432c-ad80-f285a01e900f))
+ (pin "2" (uuid 5492858d-1b8c-4f1a-b061-e929f40eed8a))
+ )
+
+ (symbol (lib_id "power:GND") (at 209.55 77.47 0) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid c690254c-97ba-4bfd-b863-b129e5802ed6)
+ (property "Reference" "#PWR?" (id 0) (at 209.55 83.82 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Value" "GND" (id 1) (at 209.55 82.55 0))
+ (property "Footprint" "" (id 2) (at 209.55 77.47 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "" (id 3) (at 209.55 77.47 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 33c90149-01e7-46be-8bc9-c4ecd9b8e441))
+ )
+
+ (symbol (lib_id "power:GND") (at 167.64 109.22 0) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid c7754a4b-140d-4713-bf5f-ab94041f5ca0)
+ (property "Reference" "#PWR?" (id 0) (at 167.64 115.57 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Value" "GND" (id 1) (at 167.64 114.3 0))
+ (property "Footprint" "" (id 2) (at 167.64 109.22 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "" (id 3) (at 167.64 109.22 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 7d75aabb-9894-4f8e-97bf-be569486f7f7))
+ )
+
(symbol (lib_id "Device:R") (at 336.55 96.52 270) (unit 1)
(in_bom yes) (on_board yes)
(uuid cba80511-2d97-4527-bf5e-8b6b0c65757a)
@@ -4622,6 +5099,25 @@
(pin "1" (uuid e1a000aa-8d42-4458-93e8-e8b2601b676c))
)
+ (symbol (lib_id "Device:R") (at 194.31 72.39 270) (unit 1)
+ (in_bom yes) (on_board yes)
+ (uuid d7341a7c-138e-4958-94b9-6d075160a22d)
+ (property "Reference" "R?" (id 0) (at 191.77 70.485 90)
+ (effects (font (size 1.27 1.27)) (justify left))
+ )
+ (property "Value" "*R0" (id 1) (at 192.405 72.39 90)
+ (effects (font (size 1.27 1.27)) (justify left))
+ )
+ (property "Footprint" "Resistor_SMD:R_0402_1005Metric" (id 2) (at 194.31 70.612 90)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "~" (id 3) (at 194.31 72.39 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 046aab5e-6009-4b2e-9cba-d64e2266d3bb))
+ (pin "2" (uuid f0c13791-a261-407d-83e9-659f086500f8))
+ )
+
(symbol (lib_id "power:GND") (at 99.06 121.285 0) (unit 1)
(in_bom yes) (on_board yes) (fields_autoplaced)
(uuid da1096a4-0ecd-4b01-971c-7656c87afcbb)
@@ -4638,6 +5134,22 @@
(pin "1" (uuid 6d3a73ef-068e-4292-a054-cbaed3828f93))
)
+ (symbol (lib_id "power:VCC") (at 204.47 67.31 270) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid dbbb0b2d-141b-41dd-98e7-2878d6220dd6)
+ (property "Reference" "#PWR?" (id 0) (at 200.66 67.31 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Value" "VCC" (id 1) (at 209.55 67.31 0))
+ (property "Footprint" "" (id 2) (at 204.47 67.31 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "" (id 3) (at 204.47 67.31 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 11bf8f4a-c5cf-4a42-874b-3401818e2bc1))
+ )
+
(symbol (lib_id "power:GND") (at 29.845 93.345 0) (unit 1)
(in_bom yes) (on_board yes)
(uuid dcda9a2f-c22c-4de1-98d4-d2ede815dbff)
@@ -4670,6 +5182,22 @@
(pin "3" (uuid 02d00e64-f36d-496e-920c-b627c093fcb9))
)
+ (symbol (lib_id "power:GND") (at 151.13 72.39 270) (unit 1)
+ (in_bom yes) (on_board yes) (fields_autoplaced)
+ (uuid e61f0717-555b-4c31-8df3-116be7b94d4e)
+ (property "Reference" "#PWR?" (id 0) (at 144.78 72.39 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Value" "GND" (id 1) (at 146.05 72.39 0))
+ (property "Footprint" "" (id 2) (at 151.13 72.39 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (property "Datasheet" "" (id 3) (at 151.13 72.39 0)
+ (effects (font (size 1.27 1.27)) hide)
+ )
+ (pin "1" (uuid 5cc186bb-f909-4d34-80dd-bf9d1d174240))
+ )
+
(symbol (lib_id "Device:C") (at 70.485 87.63 0) (unit 1)
(in_bom yes) (on_board yes)
(uuid e7e0052c-3e13-4581-99c7-2bd19cd19294)
@@ -4916,6 +5444,27 @@
(path "/4bc53345-25fe-427a-a648-514d97b80f54"
(reference "#PWR0121") (unit 1) (value "VCC") (footprint "")
)
+ (path "/21b46c85-84d4-482d-92fa-d9b0df09e6b9"
+ (reference "#PWR?") (unit 1) (value "GND") (footprint "")
+ )
+ (path "/31a7b109-39f1-4f47-8fd2-02735ea338cd"
+ (reference "#PWR?") (unit 1) (value "VCC") (footprint "")
+ )
+ (path "/6c2104bd-3782-49e7-96e0-61c450efbfb5"
+ (reference "#PWR?") (unit 1) (value "GND") (footprint "")
+ )
+ (path "/c690254c-97ba-4bfd-b863-b129e5802ed6"
+ (reference "#PWR?") (unit 1) (value "GND") (footprint "")
+ )
+ (path "/c7754a4b-140d-4713-bf5f-ab94041f5ca0"
+ (reference "#PWR?") (unit 1) (value "GND") (footprint "")
+ )
+ (path "/dbbb0b2d-141b-41dd-98e7-2878d6220dd6"
+ (reference "#PWR?") (unit 1) (value "VCC") (footprint "")
+ )
+ (path "/e61f0717-555b-4c31-8df3-116be7b94d4e"
+ (reference "#PWR?") (unit 1) (value "GND") (footprint "")
+ )
(path "/88d8a17c-0ee1-405b-b7c6-a4e8fee4260e"
(reference "BT1") (unit 1) (value "Battery_Cell") (footprint "MY:BAT_BC501SM")
)
@@ -4961,6 +5510,21 @@
(path "/6c5bad07-6597-499a-bbb1-65b5ba4a8e58"
(reference "C13") (unit 1) (value "10uF") (footprint "Capacitor_SMD:C_1206_3216Metric")
)
+ (path "/5bdd29cb-8f55-4095-af05-9d35ec92d17e"
+ (reference "C?") (unit 1) (value "C") (footprint "Capacitor_SMD:C_0402_1005Metric_Pad0.74x0.62mm_HandSolder")
+ )
+ (path "/5c64e8e8-6c2d-483f-aafc-e21e16486282"
+ (reference "C?") (unit 1) (value "C") (footprint "Capacitor_SMD:C_0402_1005Metric_Pad0.74x0.62mm_HandSolder")
+ )
+ (path "/b5b14a72-6174-4e0d-a89b-0052cd50bb4f"
+ (reference "C?") (unit 1) (value "100nF") (footprint "Capacitor_SMD:C_0805_2012Metric")
+ )
+ (path "/c46704c8-86a9-4f34-9da9-6591a57c007e"
+ (reference "C?") (unit 1) (value "C") (footprint "Capacitor_SMD:C_0402_1005Metric_Pad0.74x0.62mm_HandSolder")
+ )
+ (path "/c5449947-3eb6-438a-a259-9adb710c7987"
+ (reference "C?") (unit 1) (value "C") (footprint "Capacitor_SMD:C_0402_1005Metric_Pad0.74x0.62mm_HandSolder")
+ )
(path "/ba50dcc8-5bbd-4264-91b9-75a161f252c6"
(reference "D1") (unit 1) (value "1N4148WT") (footprint "Diode_SMD:D_SOD-523")
)
@@ -4997,6 +5561,9 @@
(path "/a6e73968-bfeb-49ba-b5d0-6a71117f7ee3"
(reference "L1") (unit 1) (value "100mH") (footprint "Inductor_SMD:L_0805_2012Metric")
)
+ (path "/94979294-58f1-45cf-861c-a1d9abf6b6a1"
+ (reference "L?") (unit 1) (value "100mH") (footprint "Inductor_SMD:L_0805_2012Metric")
+ )
(path "/fcb41881-c9cb-478a-9b39-b27b7306d1ef"
(reference "Q1") (unit 1) (value "AO3400A") (footprint "Package_TO_SOT_SMD:SOT-23")
)
@@ -5081,6 +5648,15 @@
(path "/ea5be27d-cc3f-4f0f-8258-28a6b9a5c4e9"
(reference "R24") (unit 1) (value "510") (footprint "Resistor_SMD:R_0603_1608Metric")
)
+ (path "/28dce972-fafd-4ac8-b8d0-ff3e3e001c2c"
+ (reference "R?") (unit 1) (value "1K") (footprint "Resistor_SMD:R_0603_1608Metric")
+ )
+ (path "/33ada24f-a0d9-4b83-b4c9-3e94e63b878f"
+ (reference "R?") (unit 1) (value "10K") (footprint "Resistor_SMD:R_0603_1608Metric")
+ )
+ (path "/d7341a7c-138e-4958-94b9-6d075160a22d"
+ (reference "R?") (unit 1) (value "*R0") (footprint "Resistor_SMD:R_0402_1005Metric")
+ )
(path "/14f2ae6e-5c6f-4b04-a137-aaaffc15e481"
(reference "SW1") (unit 1) (value "RotaryEncoder_Switch") (footprint "MY:EC11")
)
diff --git a/stm32f103/.cproject b/stm32f103/.cproject
new file mode 100644
index 0000000..475c449
--- /dev/null
+++ b/stm32f103/.cproject
@@ -0,0 +1,170 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/stm32f103/.mxproject b/stm32f103/.mxproject
new file mode 100644
index 0000000..46f6018
--- /dev/null
+++ b/stm32f103/.mxproject
@@ -0,0 +1,25 @@
+[PreviousLibFiles]
+LibFiles=Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h;Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h;Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h;Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h;Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h;Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/tz_context.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_armv8mbl.h;
+
+[PreviousUsedCubeIDEFiles]
+SourceFiles=Core/Src/main.c;Core/Src/stm32f1xx_it.c;Core/Src/stm32f1xx_hal_msp.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c;Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c;Core/Src/system_stm32f1xx.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c;Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c;Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c;Core/Src/system_stm32f1xx.c;;;
+HeaderPath=Drivers/STM32F1xx_HAL_Driver/Inc;Drivers/STM32F1xx_HAL_Driver/Inc/Legacy;Drivers/CMSIS/Device/ST/STM32F1xx/Include;Drivers/CMSIS/Include;Core/Inc;
+CDefines=USE_HAL_DRIVER;STM32F103xB;USE_HAL_DRIVER;USE_HAL_DRIVER;
+
+[PreviousGenFiles]
+AdvancedFolderStructure=true
+HeaderFileListSize=3
+HeaderFiles#0=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Inc/stm32f1xx_it.h
+HeaderFiles#1=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Inc/stm32f1xx_hal_conf.h
+HeaderFiles#2=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Inc/main.h
+HeaderFolderListSize=1
+HeaderPath#0=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Inc
+HeaderFiles=;
+SourceFileListSize=3
+SourceFiles#0=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Src/stm32f1xx_it.c
+SourceFiles#1=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Src/stm32f1xx_hal_msp.c
+SourceFiles#2=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Src/main.c
+SourceFolderListSize=1
+SourcePath#0=/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/Core/Src
+SourceFiles=;
+
diff --git a/stm32f103/.project b/stm32f103/.project
new file mode 100644
index 0000000..e07da81
--- /dev/null
+++ b/stm32f103/.project
@@ -0,0 +1,32 @@
+
+
+ stm32f103
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ com.st.stm32cube.ide.mcu.MCUProjectNature
+ com.st.stm32cube.ide.mcu.MCUCubeProjectNature
+ org.eclipse.cdt.core.cnature
+ com.st.stm32cube.ide.mcu.MCUCubeIdeServicesRevAev2ProjectNature
+ com.st.stm32cube.ide.mcu.MCUAdvancedStructureProjectNature
+ com.st.stm32cube.ide.mcu.MCUSingleCpuProjectNature
+ com.st.stm32cube.ide.mcu.MCURootProjectNature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/stm32f103/.settings/language.settings.xml b/stm32f103/.settings/language.settings.xml
new file mode 100644
index 0000000..ee34a60
--- /dev/null
+++ b/stm32f103/.settings/language.settings.xml
@@ -0,0 +1,27 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/stm32f103/.settings/stm32cubeide.project.prefs b/stm32f103/.settings/stm32cubeide.project.prefs
new file mode 100644
index 0000000..83ac0de
--- /dev/null
+++ b/stm32f103/.settings/stm32cubeide.project.prefs
@@ -0,0 +1,4 @@
+66BE74F758C12D739921AEA421D593D3=1
+8DF89ED150041C4CBC7CB9A9CAA90856=979A1C77DA7C159653BD18E6A0BB4227
+DC22A860405A8BF2F2C095E5B6529F12=979A1C77DA7C159653BD18E6A0BB4227
+eclipse.preferences.version=1
diff --git a/stm32f103/Core/Inc/main.h b/stm32f103/Core/Inc/main.h
new file mode 100644
index 0000000..f79fdef
--- /dev/null
+++ b/stm32f103/Core/Inc/main.h
@@ -0,0 +1,71 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file : main.h
+ * @brief : Header for main.c file.
+ * This file contains the common defines of the application.
+ ******************************************************************************
+ * @attention
+ *
+ *
© Copyright (c) 2022 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __MAIN_H
+#define __MAIN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f1xx_hal.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void Error_Handler(void);
+
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+/* Private defines -----------------------------------------------------------*/
+/* USER CODE BEGIN Private defines */
+
+/* USER CODE END Private defines */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MAIN_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/stm32f103/Core/Inc/stm32f1xx_hal_conf.h b/stm32f103/Core/Inc/stm32f1xx_hal_conf.h
new file mode 100644
index 0000000..77d5aa1
--- /dev/null
+++ b/stm32f103/Core/Inc/stm32f1xx_hal_conf.h
@@ -0,0 +1,391 @@
+/**
+ ******************************************************************************
+ * @file stm32f1xx_hal_conf.h
+ * @brief HAL configuration file.
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2017 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F1xx_HAL_CONF_H
+#define __STM32F1xx_HAL_CONF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+ * @brief This is the list of modules to be used in the HAL driver
+ */
+
+#define HAL_MODULE_ENABLED
+ /*#define HAL_ADC_MODULE_ENABLED */
+/*#define HAL_CRYP_MODULE_ENABLED */
+/*#define HAL_CAN_MODULE_ENABLED */
+/*#define HAL_CAN_LEGACY_MODULE_ENABLED */
+/*#define HAL_CEC_MODULE_ENABLED */
+/*#define HAL_CORTEX_MODULE_ENABLED */
+/*#define HAL_CRC_MODULE_ENABLED */
+/*#define HAL_DAC_MODULE_ENABLED */
+/*#define HAL_DMA_MODULE_ENABLED */
+/*#define HAL_ETH_MODULE_ENABLED */
+/*#define HAL_FLASH_MODULE_ENABLED */
+#define HAL_GPIO_MODULE_ENABLED
+/*#define HAL_I2C_MODULE_ENABLED */
+/*#define HAL_I2S_MODULE_ENABLED */
+/*#define HAL_IRDA_MODULE_ENABLED */
+/*#define HAL_IWDG_MODULE_ENABLED */
+/*#define HAL_NOR_MODULE_ENABLED */
+/*#define HAL_NAND_MODULE_ENABLED */
+/*#define HAL_PCCARD_MODULE_ENABLED */
+/*#define HAL_PCD_MODULE_ENABLED */
+/*#define HAL_HCD_MODULE_ENABLED */
+/*#define HAL_PWR_MODULE_ENABLED */
+/*#define HAL_RCC_MODULE_ENABLED */
+/*#define HAL_RTC_MODULE_ENABLED */
+/*#define HAL_SD_MODULE_ENABLED */
+/*#define HAL_MMC_MODULE_ENABLED */
+/*#define HAL_SDRAM_MODULE_ENABLED */
+/*#define HAL_SMARTCARD_MODULE_ENABLED */
+/*#define HAL_SPI_MODULE_ENABLED */
+/*#define HAL_SRAM_MODULE_ENABLED */
+/*#define HAL_TIM_MODULE_ENABLED */
+/*#define HAL_UART_MODULE_ENABLED */
+/*#define HAL_USART_MODULE_ENABLED */
+/*#define HAL_WWDG_MODULE_ENABLED */
+
+#define HAL_CORTEX_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_EXTI_MODULE_ENABLED
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+
+/* ########################## Oscillator Values adaptation ####################*/
+/**
+ * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+ * This value is used by the RCC HAL module to compute the system frequency
+ * (when HSE is used as system clock source, directly or through the PLL).
+ */
+#if !defined (HSE_VALUE)
+ #define HSE_VALUE 8000000U /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined (HSE_STARTUP_TIMEOUT)
+ #define HSE_STARTUP_TIMEOUT 100U /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+ * @brief Internal High Speed oscillator (HSI) value.
+ * This value is used by the RCC HAL module to compute the system frequency
+ * (when HSI is used as system clock source, directly or through the PLL).
+ */
+#if !defined (HSI_VALUE)
+ #define HSI_VALUE 8000000U /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+ * @brief Internal Low Speed oscillator (LSI) value.
+ */
+#if !defined (LSI_VALUE)
+ #define LSI_VALUE 40000U /*!< LSI Typical Value in Hz */
+#endif /* LSI_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz
+ The real value may vary depending on the variations
+ in voltage and temperature. */
+
+/**
+ * @brief External Low Speed oscillator (LSE) value.
+ * This value is used by the UART, RTC HAL module to compute the system frequency
+ */
+#if !defined (LSE_VALUE)
+ #define LSE_VALUE 32768U /*!< Value of the External oscillator in Hz*/
+#endif /* LSE_VALUE */
+
+#if !defined (LSE_STARTUP_TIMEOUT)
+ #define LSE_STARTUP_TIMEOUT 5000U /*!< Time out for LSE start up, in ms */
+#endif /* LSE_STARTUP_TIMEOUT */
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+ === you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+ * @brief This is the HAL system configuration section
+ */
+#define VDD_VALUE 3300U /*!< Value of VDD in mv */
+#define TICK_INT_PRIORITY 15U /*!< tick interrupt priority (lowest by default) */
+#define USE_RTOS 0U
+#define PREFETCH_ENABLE 1U
+
+#define USE_HAL_ADC_REGISTER_CALLBACKS 0U /* ADC register callback disabled */
+#define USE_HAL_CAN_REGISTER_CALLBACKS 0U /* CAN register callback disabled */
+#define USE_HAL_CEC_REGISTER_CALLBACKS 0U /* CEC register callback disabled */
+#define USE_HAL_DAC_REGISTER_CALLBACKS 0U /* DAC register callback disabled */
+#define USE_HAL_ETH_REGISTER_CALLBACKS 0U /* ETH register callback disabled */
+#define USE_HAL_HCD_REGISTER_CALLBACKS 0U /* HCD register callback disabled */
+#define USE_HAL_I2C_REGISTER_CALLBACKS 0U /* I2C register callback disabled */
+#define USE_HAL_I2S_REGISTER_CALLBACKS 0U /* I2S register callback disabled */
+#define USE_HAL_MMC_REGISTER_CALLBACKS 0U /* MMC register callback disabled */
+#define USE_HAL_NAND_REGISTER_CALLBACKS 0U /* NAND register callback disabled */
+#define USE_HAL_NOR_REGISTER_CALLBACKS 0U /* NOR register callback disabled */
+#define USE_HAL_PCCARD_REGISTER_CALLBACKS 0U /* PCCARD register callback disabled */
+#define USE_HAL_PCD_REGISTER_CALLBACKS 0U /* PCD register callback disabled */
+#define USE_HAL_RTC_REGISTER_CALLBACKS 0U /* RTC register callback disabled */
+#define USE_HAL_SD_REGISTER_CALLBACKS 0U /* SD register callback disabled */
+#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U /* SMARTCARD register callback disabled */
+#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U /* IRDA register callback disabled */
+#define USE_HAL_SRAM_REGISTER_CALLBACKS 0U /* SRAM register callback disabled */
+#define USE_HAL_SPI_REGISTER_CALLBACKS 0U /* SPI register callback disabled */
+#define USE_HAL_TIM_REGISTER_CALLBACKS 0U /* TIM register callback disabled */
+#define USE_HAL_UART_REGISTER_CALLBACKS 0U /* UART register callback disabled */
+#define USE_HAL_USART_REGISTER_CALLBACKS 0U /* USART register callback disabled */
+#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U /* WWDG register callback disabled */
+
+/* ########################## Assert Selection ############################## */
+/**
+ * @brief Uncomment the line below to expanse the "assert_param" macro in the
+ * HAL drivers code
+ */
+/* #define USE_FULL_ASSERT 1U */
+
+/* ################## Ethernet peripheral configuration ##################### */
+
+/* Section 1 : Ethernet peripheral configuration */
+
+/* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */
+#define MAC_ADDR0 2U
+#define MAC_ADDR1 0U
+#define MAC_ADDR2 0U
+#define MAC_ADDR3 0U
+#define MAC_ADDR4 0U
+#define MAC_ADDR5 0U
+
+/* Definition of the Ethernet driver buffers size and count */
+#define ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for receive */
+#define ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for transmit */
+#define ETH_RXBUFNB 8U /* 4 Rx buffers of size ETH_RX_BUF_SIZE */
+#define ETH_TXBUFNB 4U /* 4 Tx buffers of size ETH_TX_BUF_SIZE */
+
+/* Section 2: PHY configuration section */
+
+/* DP83848_PHY_ADDRESS Address*/
+#define DP83848_PHY_ADDRESS 0x01U
+/* PHY Reset delay these values are based on a 1 ms Systick interrupt*/
+#define PHY_RESET_DELAY 0x000000FFU
+/* PHY Configuration delay */
+#define PHY_CONFIG_DELAY 0x00000FFFU
+
+#define PHY_READ_TO 0x0000FFFFU
+#define PHY_WRITE_TO 0x0000FFFFU
+
+/* Section 3: Common PHY Registers */
+
+#define PHY_BCR ((uint16_t)0x00) /*!< Transceiver Basic Control Register */
+#define PHY_BSR ((uint16_t)0x01) /*!< Transceiver Basic Status Register */
+
+#define PHY_RESET ((uint16_t)0x8000) /*!< PHY Reset */
+#define PHY_LOOPBACK ((uint16_t)0x4000) /*!< Select loop-back mode */
+#define PHY_FULLDUPLEX_100M ((uint16_t)0x2100) /*!< Set the full-duplex mode at 100 Mb/s */
+#define PHY_HALFDUPLEX_100M ((uint16_t)0x2000) /*!< Set the half-duplex mode at 100 Mb/s */
+#define PHY_FULLDUPLEX_10M ((uint16_t)0x0100) /*!< Set the full-duplex mode at 10 Mb/s */
+#define PHY_HALFDUPLEX_10M ((uint16_t)0x0000) /*!< Set the half-duplex mode at 10 Mb/s */
+#define PHY_AUTONEGOTIATION ((uint16_t)0x1000) /*!< Enable auto-negotiation function */
+#define PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200) /*!< Restart auto-negotiation function */
+#define PHY_POWERDOWN ((uint16_t)0x0800) /*!< Select the power down mode */
+#define PHY_ISOLATE ((uint16_t)0x0400) /*!< Isolate PHY from MII */
+
+#define PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020) /*!< Auto-Negotiation process completed */
+#define PHY_LINKED_STATUS ((uint16_t)0x0004) /*!< Valid link established */
+#define PHY_JABBER_DETECTION ((uint16_t)0x0002) /*!< Jabber condition detected */
+
+/* Section 4: Extended PHY Registers */
+#define PHY_SR ((uint16_t)0x10U) /*!< PHY status register Offset */
+
+#define PHY_SPEED_STATUS ((uint16_t)0x0002U) /*!< PHY Speed mask */
+#define PHY_DUPLEX_STATUS ((uint16_t)0x0004U) /*!< PHY Duplex mask */
+
+/* ################## SPI peripheral configuration ########################## */
+
+/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
+* Activated: CRC code is present inside driver
+* Deactivated: CRC code cleaned from driver
+*/
+
+#define USE_SPI_CRC 0U
+
+/* Includes ------------------------------------------------------------------*/
+/**
+ * @brief Include module's header file
+ */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+#include "stm32f1xx_hal_rcc.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+#include "stm32f1xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+#include "stm32f1xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+#include "stm32f1xx_hal_dma.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+
+#ifdef HAL_ETH_MODULE_ENABLED
+#include "stm32f1xx_hal_eth.h"
+#endif /* HAL_ETH_MODULE_ENABLED */
+
+#ifdef HAL_CAN_MODULE_ENABLED
+#include "stm32f1xx_hal_can.h"
+#endif /* HAL_CAN_MODULE_ENABLED */
+
+#ifdef HAL_CAN_LEGACY_MODULE_ENABLED
+ #include "Legacy/stm32f1xx_hal_can_legacy.h"
+#endif /* HAL_CAN_LEGACY_MODULE_ENABLED */
+
+#ifdef HAL_CEC_MODULE_ENABLED
+#include "stm32f1xx_hal_cec.h"
+#endif /* HAL_CEC_MODULE_ENABLED */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+#include "stm32f1xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+#include "stm32f1xx_hal_adc.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+#include "stm32f1xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+#include "stm32f1xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+#include "stm32f1xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+#ifdef HAL_SRAM_MODULE_ENABLED
+#include "stm32f1xx_hal_sram.h"
+#endif /* HAL_SRAM_MODULE_ENABLED */
+
+#ifdef HAL_NOR_MODULE_ENABLED
+#include "stm32f1xx_hal_nor.h"
+#endif /* HAL_NOR_MODULE_ENABLED */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+#include "stm32f1xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_I2S_MODULE_ENABLED
+#include "stm32f1xx_hal_i2s.h"
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+#include "stm32f1xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+#include "stm32f1xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+#include "stm32f1xx_hal_rtc.h"
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_PCCARD_MODULE_ENABLED
+#include "stm32f1xx_hal_pccard.h"
+#endif /* HAL_PCCARD_MODULE_ENABLED */
+
+#ifdef HAL_SD_MODULE_ENABLED
+#include "stm32f1xx_hal_sd.h"
+#endif /* HAL_SD_MODULE_ENABLED */
+
+#ifdef HAL_NAND_MODULE_ENABLED
+#include "stm32f1xx_hal_nand.h"
+#endif /* HAL_NAND_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+#include "stm32f1xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+#include "stm32f1xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+#include "stm32f1xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+#include "stm32f1xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+#include "stm32f1xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+#include "stm32f1xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+#include "stm32f1xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+#include "stm32f1xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+#ifdef HAL_HCD_MODULE_ENABLED
+#include "stm32f1xx_hal_hcd.h"
+#endif /* HAL_HCD_MODULE_ENABLED */
+
+#ifdef HAL_MMC_MODULE_ENABLED
+#include "stm32f1xx_hal_mmc.h"
+#endif /* HAL_MMC_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef USE_FULL_ASSERT
+/**
+ * @brief The assert_param macro is used for function's parameters check.
+ * @param expr If expr is false, it calls assert_failed function
+ * which reports the name of the source file and the source
+ * line number of the call that failed.
+ * If expr is true, it returns no value.
+ * @retval None
+ */
+#define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+void assert_failed(uint8_t* file, uint32_t line);
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F1xx_HAL_CONF_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/stm32f103/Core/Inc/stm32f1xx_it.h b/stm32f103/Core/Inc/stm32f1xx_it.h
new file mode 100644
index 0000000..bd13bd5
--- /dev/null
+++ b/stm32f103/Core/Inc/stm32f1xx_it.h
@@ -0,0 +1,69 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32f1xx_it.h
+ * @brief This file contains the headers of the interrupt handlers.
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2022 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F1xx_IT_H
+#define __STM32F1xx_IT_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void NMI_Handler(void);
+void HardFault_Handler(void);
+void MemManage_Handler(void);
+void BusFault_Handler(void);
+void UsageFault_Handler(void);
+void SVC_Handler(void);
+void DebugMon_Handler(void);
+void PendSV_Handler(void);
+void SysTick_Handler(void);
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F1xx_IT_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/stm32f103/Core/Src/main.c b/stm32f103/Core/Src/main.c
new file mode 100644
index 0000000..b29d6fc
--- /dev/null
+++ b/stm32f103/Core/Src/main.c
@@ -0,0 +1,192 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file : main.c
+ * @brief : Main program body
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2022 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN PTD */
+
+/* USER CODE END PTD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/**
+ * @brief The application entry point.
+ * @retval int
+ */
+int main(void)
+{
+ /* USER CODE BEGIN 1 */
+
+ /* USER CODE END 1 */
+
+ /* MCU Configuration--------------------------------------------------------*/
+
+ /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+ HAL_Init();
+
+ /* USER CODE BEGIN Init */
+
+ /* USER CODE END Init */
+
+ /* Configure the system clock */
+ SystemClock_Config();
+
+ /* USER CODE BEGIN SysInit */
+
+ /* USER CODE END SysInit */
+
+ /* Initialize all configured peripherals */
+ MX_GPIO_Init();
+ /* USER CODE BEGIN 2 */
+
+ /* USER CODE END 2 */
+
+ /* Infinite loop */
+ /* USER CODE BEGIN WHILE */
+ while (1)
+ {
+ /* USER CODE END WHILE */
+
+ /* USER CODE BEGIN 3 */
+ }
+ /* USER CODE END 3 */
+}
+
+/**
+ * @brief System Clock Configuration
+ * @retval None
+ */
+void SystemClock_Config(void)
+{
+ RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+ RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+
+ /** Initializes the RCC Oscillators according to the specified parameters
+ * in the RCC_OscInitTypeDef structure.
+ */
+ RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+ RCC_OscInitStruct.HSEState = RCC_HSE_ON;
+ RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
+ RCC_OscInitStruct.HSIState = RCC_HSI_ON;
+ RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+ RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
+ RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
+ if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ /** Initializes the CPU, AHB and APB buses clocks
+ */
+ RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+ |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+ RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+ RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+ RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
+ RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+ if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
+ {
+ Error_Handler();
+ }
+}
+
+/**
+ * @brief GPIO Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_GPIO_Init(void)
+{
+
+ /* GPIO Ports Clock Enable */
+ __HAL_RCC_GPIOC_CLK_ENABLE();
+ __HAL_RCC_GPIOD_CLK_ENABLE();
+ __HAL_RCC_GPIOA_CLK_ENABLE();
+
+}
+
+/* USER CODE BEGIN 4 */
+
+/* USER CODE END 4 */
+
+/**
+ * @brief This function is executed in case of error occurrence.
+ * @retval None
+ */
+void Error_Handler(void)
+{
+ /* USER CODE BEGIN Error_Handler_Debug */
+ /* User can add his own implementation to report the HAL error return state */
+ __disable_irq();
+ while (1)
+ {
+ }
+ /* USER CODE END Error_Handler_Debug */
+}
+
+#ifdef USE_FULL_ASSERT
+/**
+ * @brief Reports the name of the source file and the source line number
+ * where the assert_param error has occurred.
+ * @param file: pointer to the source file name
+ * @param line: assert_param error line source number
+ * @retval None
+ */
+void assert_failed(uint8_t *file, uint32_t line)
+{
+ /* USER CODE BEGIN 6 */
+ /* User can add his own implementation to report the file name and line number,
+ ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
+ /* USER CODE END 6 */
+}
+#endif /* USE_FULL_ASSERT */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/stm32f103/Core/Src/stm32f1xx_hal_msp.c b/stm32f103/Core/Src/stm32f1xx_hal_msp.c
new file mode 100644
index 0000000..3b8909e
--- /dev/null
+++ b/stm32f103/Core/Src/stm32f1xx_hal_msp.c
@@ -0,0 +1,88 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32f1xx_hal_msp.c
+ * @brief This file provides code for the MSP Initialization
+ * and de-Initialization codes.
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2022 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN Define */
+
+/* USER CODE END Define */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN Macro */
+
+/* USER CODE END Macro */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* External functions --------------------------------------------------------*/
+/* USER CODE BEGIN ExternalFunctions */
+
+/* USER CODE END ExternalFunctions */
+
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+/**
+ * Initializes the Global MSP.
+ */
+void HAL_MspInit(void)
+{
+ /* USER CODE BEGIN MspInit 0 */
+
+ /* USER CODE END MspInit 0 */
+
+ __HAL_RCC_AFIO_CLK_ENABLE();
+ __HAL_RCC_PWR_CLK_ENABLE();
+
+ /* System interrupt init*/
+
+ /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
+ */
+ __HAL_AFIO_REMAP_SWJ_NOJTAG();
+
+ /* USER CODE BEGIN MspInit 1 */
+
+ /* USER CODE END MspInit 1 */
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/stm32f103/Core/Src/stm32f1xx_it.c b/stm32f103/Core/Src/stm32f1xx_it.c
new file mode 100644
index 0000000..16c4acd
--- /dev/null
+++ b/stm32f103/Core/Src/stm32f1xx_it.c
@@ -0,0 +1,205 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32f1xx_it.c
+ * @brief Interrupt Service Routines.
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2022 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+#include "stm32f1xx_it.h"
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/* External variables --------------------------------------------------------*/
+
+/* USER CODE BEGIN EV */
+
+/* USER CODE END EV */
+
+/******************************************************************************/
+/* Cortex-M3 Processor Interruption and Exception Handlers */
+/******************************************************************************/
+/**
+ * @brief This function handles Non maskable interrupt.
+ */
+void NMI_Handler(void)
+{
+ /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+ /* USER CODE END NonMaskableInt_IRQn 0 */
+ /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+ while (1)
+ {
+ }
+ /* USER CODE END NonMaskableInt_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Hard fault interrupt.
+ */
+void HardFault_Handler(void)
+{
+ /* USER CODE BEGIN HardFault_IRQn 0 */
+
+ /* USER CODE END HardFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_HardFault_IRQn 0 */
+ /* USER CODE END W1_HardFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Memory management fault.
+ */
+void MemManage_Handler(void)
+{
+ /* USER CODE BEGIN MemoryManagement_IRQn 0 */
+
+ /* USER CODE END MemoryManagement_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
+ /* USER CODE END W1_MemoryManagement_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Prefetch fault, memory access fault.
+ */
+void BusFault_Handler(void)
+{
+ /* USER CODE BEGIN BusFault_IRQn 0 */
+
+ /* USER CODE END BusFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_BusFault_IRQn 0 */
+ /* USER CODE END W1_BusFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Undefined instruction or illegal state.
+ */
+void UsageFault_Handler(void)
+{
+ /* USER CODE BEGIN UsageFault_IRQn 0 */
+
+ /* USER CODE END UsageFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
+ /* USER CODE END W1_UsageFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles System service call via SWI instruction.
+ */
+void SVC_Handler(void)
+{
+ /* USER CODE BEGIN SVCall_IRQn 0 */
+
+ /* USER CODE END SVCall_IRQn 0 */
+ /* USER CODE BEGIN SVCall_IRQn 1 */
+
+ /* USER CODE END SVCall_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Debug monitor.
+ */
+void DebugMon_Handler(void)
+{
+ /* USER CODE BEGIN DebugMonitor_IRQn 0 */
+
+ /* USER CODE END DebugMonitor_IRQn 0 */
+ /* USER CODE BEGIN DebugMonitor_IRQn 1 */
+
+ /* USER CODE END DebugMonitor_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Pendable request for system service.
+ */
+void PendSV_Handler(void)
+{
+ /* USER CODE BEGIN PendSV_IRQn 0 */
+
+ /* USER CODE END PendSV_IRQn 0 */
+ /* USER CODE BEGIN PendSV_IRQn 1 */
+
+ /* USER CODE END PendSV_IRQn 1 */
+}
+
+/**
+ * @brief This function handles System tick timer.
+ */
+void SysTick_Handler(void)
+{
+ /* USER CODE BEGIN SysTick_IRQn 0 */
+
+ /* USER CODE END SysTick_IRQn 0 */
+ HAL_IncTick();
+ /* USER CODE BEGIN SysTick_IRQn 1 */
+
+ /* USER CODE END SysTick_IRQn 1 */
+}
+
+/******************************************************************************/
+/* STM32F1xx Peripheral Interrupt Handlers */
+/* Add here the Interrupt Handlers for the used peripherals. */
+/* For the available peripheral interrupt handler names, */
+/* please refer to the startup file (startup_stm32f1xx.s). */
+/******************************************************************************/
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/stm32f103/Core/Src/syscalls.c b/stm32f103/Core/Src/syscalls.c
new file mode 100644
index 0000000..bc0dd6c
--- /dev/null
+++ b/stm32f103/Core/Src/syscalls.c
@@ -0,0 +1,156 @@
+/**
+ ******************************************************************************
+ * @file syscalls.c
+ * @author Auto-generated by STM32CubeIDE
+ * @brief STM32CubeIDE Minimal System calls file
+ *
+ * For more information about which c-functions
+ * need which of these lowlevel functions
+ * please consult the Newlib libc-manual
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2020 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include
+#include
+#include
+#include
+#include
+#include
+#include
+#include
+
+
+/* Variables */
+extern int __io_putchar(int ch) __attribute__((weak));
+extern int __io_getchar(void) __attribute__((weak));
+
+
+char *__env[1] = { 0 };
+char **environ = __env;
+
+
+/* Functions */
+void initialise_monitor_handles()
+{
+}
+
+int _getpid(void)
+{
+ return 1;
+}
+
+int _kill(int pid, int sig)
+{
+ errno = EINVAL;
+ return -1;
+}
+
+void _exit (int status)
+{
+ _kill(status, -1);
+ while (1) {} /* Make sure we hang here */
+}
+
+__attribute__((weak)) int _read(int file, char *ptr, int len)
+{
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ {
+ *ptr++ = __io_getchar();
+ }
+
+return len;
+}
+
+__attribute__((weak)) int _write(int file, char *ptr, int len)
+{
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ {
+ __io_putchar(*ptr++);
+ }
+ return len;
+}
+
+int _close(int file)
+{
+ return -1;
+}
+
+
+int _fstat(int file, struct stat *st)
+{
+ st->st_mode = S_IFCHR;
+ return 0;
+}
+
+int _isatty(int file)
+{
+ return 1;
+}
+
+int _lseek(int file, int ptr, int dir)
+{
+ return 0;
+}
+
+int _open(char *path, int flags, ...)
+{
+ /* Pretend like we always fail */
+ return -1;
+}
+
+int _wait(int *status)
+{
+ errno = ECHILD;
+ return -1;
+}
+
+int _unlink(char *name)
+{
+ errno = ENOENT;
+ return -1;
+}
+
+int _times(struct tms *buf)
+{
+ return -1;
+}
+
+int _stat(char *file, struct stat *st)
+{
+ st->st_mode = S_IFCHR;
+ return 0;
+}
+
+int _link(char *old, char *new)
+{
+ errno = EMLINK;
+ return -1;
+}
+
+int _fork(void)
+{
+ errno = EAGAIN;
+ return -1;
+}
+
+int _execve(char *name, char **argv, char **env)
+{
+ errno = ENOMEM;
+ return -1;
+}
diff --git a/stm32f103/Core/Src/sysmem.c b/stm32f103/Core/Src/sysmem.c
new file mode 100644
index 0000000..d7cc52c
--- /dev/null
+++ b/stm32f103/Core/Src/sysmem.c
@@ -0,0 +1,80 @@
+/**
+ ******************************************************************************
+ * @file sysmem.c
+ * @author Generated by STM32CubeIDE
+ * @brief STM32CubeIDE System Memory calls file
+ *
+ * For more information about which C functions
+ * need which of these lowlevel functions
+ * please consult the newlib libc manual
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2020 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include
+#include
+
+/**
+ * Pointer to the current high watermark of the heap usage
+ */
+static uint8_t *__sbrk_heap_end = NULL;
+
+/**
+ * @brief _sbrk() allocates memory to the newlib heap and is used by malloc
+ * and others from the C library
+ *
+ * @verbatim
+ * ############################################################################
+ * # .data # .bss # newlib heap # MSP stack #
+ * # # # # Reserved by _Min_Stack_Size #
+ * ############################################################################
+ * ^-- RAM start ^-- _end _estack, RAM end --^
+ * @endverbatim
+ *
+ * This implementation starts allocating at the '_end' linker symbol
+ * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack
+ * The implementation considers '_estack' linker symbol to be RAM end
+ * NOTE: If the MSP stack, at any point during execution, grows larger than the
+ * reserved size, please increase the '_Min_Stack_Size'.
+ *
+ * @param incr Memory size
+ * @return Pointer to allocated memory
+ */
+void *_sbrk(ptrdiff_t incr)
+{
+ extern uint8_t _end; /* Symbol defined in the linker script */
+ extern uint8_t _estack; /* Symbol defined in the linker script */
+ extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
+ const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
+ const uint8_t *max_heap = (uint8_t *)stack_limit;
+ uint8_t *prev_heap_end;
+
+ /* Initialize heap end at first call */
+ if (NULL == __sbrk_heap_end)
+ {
+ __sbrk_heap_end = &_end;
+ }
+
+ /* Protect heap from growing into the reserved MSP stack */
+ if (__sbrk_heap_end + incr > max_heap)
+ {
+ errno = ENOMEM;
+ return (void *)-1;
+ }
+
+ prev_heap_end = __sbrk_heap_end;
+ __sbrk_heap_end += incr;
+
+ return (void *)prev_heap_end;
+}
diff --git a/stm32f103/Core/Src/system_stm32f1xx.c b/stm32f103/Core/Src/system_stm32f1xx.c
new file mode 100644
index 0000000..052bec6
--- /dev/null
+++ b/stm32f103/Core/Src/system_stm32f1xx.c
@@ -0,0 +1,408 @@
+/**
+ ******************************************************************************
+ * @file system_stm32f1xx.c
+ * @author MCD Application Team
+ * @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
+ *
+ * 1. This file provides two functions and one global variable to be called from
+ * user application:
+ * - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
+ * factors, AHB/APBx prescalers and Flash settings).
+ * This function is called at startup just after reset and
+ * before branch to main program. This call is made inside
+ * the "startup_stm32f1xx_xx.s" file.
+ *
+ * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+ * by the user application to setup the SysTick
+ * timer or configure other parameters.
+ *
+ * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+ * be called whenever the core clock is changed
+ * during program execution.
+ *
+ * 2. After each device reset the HSI (8 MHz) is used as system clock source.
+ * Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
+ * configure the system clock before to branch to main program.
+ *
+ * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
+ * the product used), refer to "HSE_VALUE".
+ * When HSE is used as system clock source, directly or through PLL, and you
+ * are using different crystal you have to adapt the HSE value to your own
+ * configuration.
+ *
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2017 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+
+/** @addtogroup CMSIS
+ * @{
+ */
+
+/** @addtogroup stm32f1xx_system
+ * @{
+ */
+
+/** @addtogroup STM32F1xx_System_Private_Includes
+ * @{
+ */
+
+#include "stm32f1xx.h"
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32F1xx_System_Private_TypesDefinitions
+ * @{
+ */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32F1xx_System_Private_Defines
+ * @{
+ */
+
+#if !defined (HSE_VALUE)
+ #define HSE_VALUE 8000000U /*!< Default value of the External oscillator in Hz.
+ This value can be provided and adapted by the user application. */
+#endif /* HSE_VALUE */
+
+#if !defined (HSI_VALUE)
+ #define HSI_VALUE 8000000U /*!< Default value of the Internal oscillator in Hz.
+ This value can be provided and adapted by the user application. */
+#endif /* HSI_VALUE */
+
+/*!< Uncomment the following line if you need to use external SRAM */
+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
+/* #define DATA_IN_ExtSRAM */
+#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
+
+/* Note: Following vector table addresses must be defined in line with linker
+ configuration. */
+/*!< Uncomment the following line if you need to relocate the vector table
+ anywhere in Flash or Sram, else the vector table is kept at the automatic
+ remap of boot address selected */
+/* #define USER_VECT_TAB_ADDRESS */
+
+#if defined(USER_VECT_TAB_ADDRESS)
+/*!< Uncomment the following line if you need to relocate your vector Table
+ in Sram else user remap will be done in Flash. */
+/* #define VECT_TAB_SRAM */
+#if defined(VECT_TAB_SRAM)
+#define VECT_TAB_BASE_ADDRESS SRAM_BASE /*!< Vector Table base address field.
+ This value must be a multiple of 0x200. */
+#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field.
+ This value must be a multiple of 0x200. */
+#else
+#define VECT_TAB_BASE_ADDRESS FLASH_BASE /*!< Vector Table base address field.
+ This value must be a multiple of 0x200. */
+#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field.
+ This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_SRAM */
+#endif /* USER_VECT_TAB_ADDRESS */
+
+/******************************************************************************/
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32F1xx_System_Private_Macros
+ * @{
+ */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32F1xx_System_Private_Variables
+ * @{
+ */
+
+ /* This variable is updated in three ways:
+ 1) by calling CMSIS function SystemCoreClockUpdate()
+ 2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+ 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+ Note: If you use this function to configure the system clock; then there
+ is no need to call the 2 first functions listed above, since SystemCoreClock
+ variable is updated automatically.
+ */
+uint32_t SystemCoreClock = 16000000;
+const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
+const uint8_t APBPrescTable[8U] = {0, 0, 0, 0, 1, 2, 3, 4};
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
+ * @{
+ */
+
+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
+#ifdef DATA_IN_ExtSRAM
+ static void SystemInit_ExtMemCtl(void);
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32F1xx_System_Private_Functions
+ * @{
+ */
+
+/**
+ * @brief Setup the microcontroller system
+ * Initialize the Embedded Flash Interface, the PLL and update the
+ * SystemCoreClock variable.
+ * @note This function should be used only after reset.
+ * @param None
+ * @retval None
+ */
+void SystemInit (void)
+{
+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
+ #ifdef DATA_IN_ExtSRAM
+ SystemInit_ExtMemCtl();
+ #endif /* DATA_IN_ExtSRAM */
+#endif
+
+ /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+ SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+
+/**
+ * @brief Update SystemCoreClock variable according to Clock Register Values.
+ * The SystemCoreClock variable contains the core clock (HCLK), it can
+ * be used by the user application to setup the SysTick timer or configure
+ * other parameters.
+ *
+ * @note Each time the core clock (HCLK) changes, this function must be called
+ * to update SystemCoreClock variable value. Otherwise, any configuration
+ * based on this variable will be incorrect.
+ *
+ * @note - The system frequency computed by this function is not the real
+ * frequency in the chip. It is calculated based on the predefined
+ * constant and the selected clock source:
+ *
+ * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
+ *
+ * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
+ *
+ * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
+ * or HSI_VALUE(*) multiplied by the PLL factors.
+ *
+ * (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
+ * 8 MHz) but the real value may vary depending on the variations
+ * in voltage and temperature.
+ *
+ * (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
+ * 8 MHz or 25 MHz, depending on the product used), user has to ensure
+ * that HSE_VALUE is same as the real frequency of the crystal used.
+ * Otherwise, this function may have wrong result.
+ *
+ * - The result of this function could be not correct when using fractional
+ * value for HSE crystal.
+ * @param None
+ * @retval None
+ */
+void SystemCoreClockUpdate (void)
+{
+ uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
+
+#if defined(STM32F105xC) || defined(STM32F107xC)
+ uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
+#endif /* STM32F105xC */
+
+#if defined(STM32F100xB) || defined(STM32F100xE)
+ uint32_t prediv1factor = 0U;
+#endif /* STM32F100xB or STM32F100xE */
+
+ /* Get SYSCLK source -------------------------------------------------------*/
+ tmp = RCC->CFGR & RCC_CFGR_SWS;
+
+ switch (tmp)
+ {
+ case 0x00U: /* HSI used as system clock */
+ SystemCoreClock = HSI_VALUE;
+ break;
+ case 0x04U: /* HSE used as system clock */
+ SystemCoreClock = HSE_VALUE;
+ break;
+ case 0x08U: /* PLL used as system clock */
+
+ /* Get PLL clock source and multiplication factor ----------------------*/
+ pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
+ pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
+
+#if !defined(STM32F105xC) && !defined(STM32F107xC)
+ pllmull = ( pllmull >> 18U) + 2U;
+
+ if (pllsource == 0x00U)
+ {
+ /* HSI oscillator clock divided by 2 selected as PLL clock entry */
+ SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
+ }
+ else
+ {
+ #if defined(STM32F100xB) || defined(STM32F100xE)
+ prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
+ /* HSE oscillator clock selected as PREDIV1 clock entry */
+ SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
+ #else
+ /* HSE selected as PLL clock entry */
+ if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
+ {/* HSE oscillator clock divided by 2 */
+ SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
+ }
+ else
+ {
+ SystemCoreClock = HSE_VALUE * pllmull;
+ }
+ #endif
+ }
+#else
+ pllmull = pllmull >> 18U;
+
+ if (pllmull != 0x0DU)
+ {
+ pllmull += 2U;
+ }
+ else
+ { /* PLL multiplication factor = PLL input clock * 6.5 */
+ pllmull = 13U / 2U;
+ }
+
+ if (pllsource == 0x00U)
+ {
+ /* HSI oscillator clock divided by 2 selected as PLL clock entry */
+ SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
+ }
+ else
+ {/* PREDIV1 selected as PLL clock entry */
+
+ /* Get PREDIV1 clock source and division factor */
+ prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
+ prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
+
+ if (prediv1source == 0U)
+ {
+ /* HSE oscillator clock selected as PREDIV1 clock entry */
+ SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
+ }
+ else
+ {/* PLL2 clock selected as PREDIV1 clock entry */
+
+ /* Get PREDIV2 division factor and PLL2 multiplication factor */
+ prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
+ pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U;
+ SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
+ }
+ }
+#endif /* STM32F105xC */
+ break;
+
+ default:
+ SystemCoreClock = HSI_VALUE;
+ break;
+ }
+
+ /* Compute HCLK clock frequency ----------------*/
+ /* Get HCLK prescaler */
+ tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
+ /* HCLK clock frequency */
+ SystemCoreClock >>= tmp;
+}
+
+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
+/**
+ * @brief Setup the external memory controller. Called in startup_stm32f1xx.s
+ * before jump to __main
+ * @param None
+ * @retval None
+ */
+#ifdef DATA_IN_ExtSRAM
+/**
+ * @brief Setup the external memory controller.
+ * Called in startup_stm32f1xx_xx.s/.c before jump to main.
+ * This function configures the external SRAM mounted on STM3210E-EVAL
+ * board (STM32 High density devices). This SRAM will be used as program
+ * data memory (including heap and stack).
+ * @param None
+ * @retval None
+ */
+void SystemInit_ExtMemCtl(void)
+{
+ __IO uint32_t tmpreg;
+ /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is
+ required, then adjust the Register Addresses */
+
+ /* Enable FSMC clock */
+ RCC->AHBENR = 0x00000114U;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);
+
+ /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */
+ RCC->APB2ENR = 0x000001E0U;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);
+
+ (void)(tmpreg);
+
+/* --------------- SRAM Data lines, NOE and NWE configuration ---------------*/
+/*---------------- SRAM Address lines configuration -------------------------*/
+/*---------------- NOE and NWE configuration --------------------------------*/
+/*---------------- NE3 configuration ----------------------------------------*/
+/*---------------- NBL0, NBL1 configuration ---------------------------------*/
+
+ GPIOD->CRL = 0x44BB44BBU;
+ GPIOD->CRH = 0xBBBBBBBBU;
+
+ GPIOE->CRL = 0xB44444BBU;
+ GPIOE->CRH = 0xBBBBBBBBU;
+
+ GPIOF->CRL = 0x44BBBBBBU;
+ GPIOF->CRH = 0xBBBB4444U;
+
+ GPIOG->CRL = 0x44BBBBBBU;
+ GPIOG->CRH = 0x444B4B44U;
+
+/*---------------- FSMC Configuration ---------------------------------------*/
+/*---------------- Enable FSMC Bank1_SRAM Bank ------------------------------*/
+
+ FSMC_Bank1->BTCR[4U] = 0x00001091U;
+ FSMC_Bank1->BTCR[5U] = 0x00110212U;
+}
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/stm32f103/Core/Startup/startup_stm32f103c8tx.s b/stm32f103/Core/Startup/startup_stm32f103c8tx.s
new file mode 100644
index 0000000..8f5e8de
--- /dev/null
+++ b/stm32f103/Core/Startup/startup_stm32f103c8tx.s
@@ -0,0 +1,365 @@
+/**
+ *************** (C) COPYRIGHT 2017 STMicroelectronics ************************
+ * @file startup_stm32f103xb.s
+ * @author MCD Application Team
+ * @brief STM32F103xB Devices vector table for Atollic toolchain.
+ * This module performs:
+ * - Set the initial SP
+ * - Set the initial PC == Reset_Handler,
+ * - Set the vector table entries with the exceptions ISR address
+ * - Configure the clock system
+ * - Branches to main in the C library (which eventually
+ * calls main()).
+ * After Reset the Cortex-M3 processor is in Thread mode,
+ * priority is Privileged, and the Stack is set to Main.
+ ******************************************************************************
+ * @attention
+ *
+ * © Copyright (c) 2017 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+
+ .syntax unified
+ .cpu cortex-m3
+ .fpu softvfp
+ .thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+.equ BootRAM, 0xF108F85F
+/**
+ * @brief This is the code that gets called when the processor first
+ * starts execution following a reset event. Only the absolutely
+ * necessary set is performed, after which the application
+ * supplied main() routine is called.
+ * @param None
+ * @retval : None
+*/
+
+ .section .text.Reset_Handler
+ .weak Reset_Handler
+ .type Reset_Handler, %function
+Reset_Handler:
+
+/* Copy the data segment initializers from flash to SRAM */
+ ldr r0, =_sdata
+ ldr r1, =_edata
+ ldr r2, =_sidata
+ movs r3, #0
+ b LoopCopyDataInit
+
+CopyDataInit:
+ ldr r4, [r2, r3]
+ str r4, [r0, r3]
+ adds r3, r3, #4
+
+LoopCopyDataInit:
+ adds r4, r0, r3
+ cmp r4, r1
+ bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+ ldr r2, =_sbss
+ ldr r4, =_ebss
+ movs r3, #0
+ b LoopFillZerobss
+
+FillZerobss:
+ str r3, [r2]
+ adds r2, r2, #4
+
+LoopFillZerobss:
+ cmp r2, r4
+ bcc FillZerobss
+
+/* Call the clock system intitialization function.*/
+ bl SystemInit
+/* Call static constructors */
+ bl __libc_init_array
+/* Call the application's entry point.*/
+ bl main
+ bx lr
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief This is the code that gets called when the processor receives an
+ * unexpected interrupt. This simply enters an infinite loop, preserving
+ * the system state for examination by a debugger.
+ *
+ * @param None
+ * @retval : None
+*/
+ .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+ b Infinite_Loop
+ .size Default_Handler, .-Default_Handler
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M3. Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+ .section .isr_vector,"a",%progbits
+ .type g_pfnVectors, %object
+ .size g_pfnVectors, .-g_pfnVectors
+
+
+g_pfnVectors:
+
+ .word _estack
+ .word Reset_Handler
+ .word NMI_Handler
+ .word HardFault_Handler
+ .word MemManage_Handler
+ .word BusFault_Handler
+ .word UsageFault_Handler
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word SVC_Handler
+ .word DebugMon_Handler
+ .word 0
+ .word PendSV_Handler
+ .word SysTick_Handler
+ .word WWDG_IRQHandler
+ .word PVD_IRQHandler
+ .word TAMPER_IRQHandler
+ .word RTC_IRQHandler
+ .word FLASH_IRQHandler
+ .word RCC_IRQHandler
+ .word EXTI0_IRQHandler
+ .word EXTI1_IRQHandler
+ .word EXTI2_IRQHandler
+ .word EXTI3_IRQHandler
+ .word EXTI4_IRQHandler
+ .word DMA1_Channel1_IRQHandler
+ .word DMA1_Channel2_IRQHandler
+ .word DMA1_Channel3_IRQHandler
+ .word DMA1_Channel4_IRQHandler
+ .word DMA1_Channel5_IRQHandler
+ .word DMA1_Channel6_IRQHandler
+ .word DMA1_Channel7_IRQHandler
+ .word ADC1_2_IRQHandler
+ .word USB_HP_CAN1_TX_IRQHandler
+ .word USB_LP_CAN1_RX0_IRQHandler
+ .word CAN1_RX1_IRQHandler
+ .word CAN1_SCE_IRQHandler
+ .word EXTI9_5_IRQHandler
+ .word TIM1_BRK_IRQHandler
+ .word TIM1_UP_IRQHandler
+ .word TIM1_TRG_COM_IRQHandler
+ .word TIM1_CC_IRQHandler
+ .word TIM2_IRQHandler
+ .word TIM3_IRQHandler
+ .word TIM4_IRQHandler
+ .word I2C1_EV_IRQHandler
+ .word I2C1_ER_IRQHandler
+ .word I2C2_EV_IRQHandler
+ .word I2C2_ER_IRQHandler
+ .word SPI1_IRQHandler
+ .word SPI2_IRQHandler
+ .word USART1_IRQHandler
+ .word USART2_IRQHandler
+ .word USART3_IRQHandler
+ .word EXTI15_10_IRQHandler
+ .word RTC_Alarm_IRQHandler
+ .word USBWakeUp_IRQHandler
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word BootRAM /* @0x108. This is for boot in RAM mode for
+ STM32F10x Medium Density devices. */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+ .weak NMI_Handler
+ .thumb_set NMI_Handler,Default_Handler
+
+ .weak HardFault_Handler
+ .thumb_set HardFault_Handler,Default_Handler
+
+ .weak MemManage_Handler
+ .thumb_set MemManage_Handler,Default_Handler
+
+ .weak BusFault_Handler
+ .thumb_set BusFault_Handler,Default_Handler
+
+ .weak UsageFault_Handler
+ .thumb_set UsageFault_Handler,Default_Handler
+
+ .weak SVC_Handler
+ .thumb_set SVC_Handler,Default_Handler
+
+ .weak DebugMon_Handler
+ .thumb_set DebugMon_Handler,Default_Handler
+
+ .weak PendSV_Handler
+ .thumb_set PendSV_Handler,Default_Handler
+
+ .weak SysTick_Handler
+ .thumb_set SysTick_Handler,Default_Handler
+
+ .weak WWDG_IRQHandler
+ .thumb_set WWDG_IRQHandler,Default_Handler
+
+ .weak PVD_IRQHandler
+ .thumb_set PVD_IRQHandler,Default_Handler
+
+ .weak TAMPER_IRQHandler
+ .thumb_set TAMPER_IRQHandler,Default_Handler
+
+ .weak RTC_IRQHandler
+ .thumb_set RTC_IRQHandler,Default_Handler
+
+ .weak FLASH_IRQHandler
+ .thumb_set FLASH_IRQHandler,Default_Handler
+
+ .weak RCC_IRQHandler
+ .thumb_set RCC_IRQHandler,Default_Handler
+
+ .weak EXTI0_IRQHandler
+ .thumb_set EXTI0_IRQHandler,Default_Handler
+
+ .weak EXTI1_IRQHandler
+ .thumb_set EXTI1_IRQHandler,Default_Handler
+
+ .weak EXTI2_IRQHandler
+ .thumb_set EXTI2_IRQHandler,Default_Handler
+
+ .weak EXTI3_IRQHandler
+ .thumb_set EXTI3_IRQHandler,Default_Handler
+
+ .weak EXTI4_IRQHandler
+ .thumb_set EXTI4_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel1_IRQHandler
+ .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel2_IRQHandler
+ .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel3_IRQHandler
+ .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel4_IRQHandler
+ .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel5_IRQHandler
+ .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel6_IRQHandler
+ .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel7_IRQHandler
+ .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
+
+ .weak ADC1_2_IRQHandler
+ .thumb_set ADC1_2_IRQHandler,Default_Handler
+
+ .weak USB_HP_CAN1_TX_IRQHandler
+ .thumb_set USB_HP_CAN1_TX_IRQHandler,Default_Handler
+
+ .weak USB_LP_CAN1_RX0_IRQHandler
+ .thumb_set USB_LP_CAN1_RX0_IRQHandler,Default_Handler
+
+ .weak CAN1_RX1_IRQHandler
+ .thumb_set CAN1_RX1_IRQHandler,Default_Handler
+
+ .weak CAN1_SCE_IRQHandler
+ .thumb_set CAN1_SCE_IRQHandler,Default_Handler
+
+ .weak EXTI9_5_IRQHandler
+ .thumb_set EXTI9_5_IRQHandler,Default_Handler
+
+ .weak TIM1_BRK_IRQHandler
+ .thumb_set TIM1_BRK_IRQHandler,Default_Handler
+
+ .weak TIM1_UP_IRQHandler
+ .thumb_set TIM1_UP_IRQHandler,Default_Handler
+
+ .weak TIM1_TRG_COM_IRQHandler
+ .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
+
+ .weak TIM1_CC_IRQHandler
+ .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+ .weak TIM2_IRQHandler
+ .thumb_set TIM2_IRQHandler,Default_Handler
+
+ .weak TIM3_IRQHandler
+ .thumb_set TIM3_IRQHandler,Default_Handler
+
+ .weak TIM4_IRQHandler
+ .thumb_set TIM4_IRQHandler,Default_Handler
+
+ .weak I2C1_EV_IRQHandler
+ .thumb_set I2C1_EV_IRQHandler,Default_Handler
+
+ .weak I2C1_ER_IRQHandler
+ .thumb_set I2C1_ER_IRQHandler,Default_Handler
+
+ .weak I2C2_EV_IRQHandler
+ .thumb_set I2C2_EV_IRQHandler,Default_Handler
+
+ .weak I2C2_ER_IRQHandler
+ .thumb_set I2C2_ER_IRQHandler,Default_Handler
+
+ .weak SPI1_IRQHandler
+ .thumb_set SPI1_IRQHandler,Default_Handler
+
+ .weak SPI2_IRQHandler
+ .thumb_set SPI2_IRQHandler,Default_Handler
+
+ .weak USART1_IRQHandler
+ .thumb_set USART1_IRQHandler,Default_Handler
+
+ .weak USART2_IRQHandler
+ .thumb_set USART2_IRQHandler,Default_Handler
+
+ .weak USART3_IRQHandler
+ .thumb_set USART3_IRQHandler,Default_Handler
+
+ .weak EXTI15_10_IRQHandler
+ .thumb_set EXTI15_10_IRQHandler,Default_Handler
+
+ .weak RTC_Alarm_IRQHandler
+ .thumb_set RTC_Alarm_IRQHandler,Default_Handler
+
+ .weak USBWakeUp_IRQHandler
+ .thumb_set USBWakeUp_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/stm32f103/Debug/Core/Src/main.d b/stm32f103/Debug/Core/Src/main.d
new file mode 100644
index 0000000..ba9b435
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/main.d
@@ -0,0 +1,69 @@
+Core/Src/main.o: ../Core/Src/main.c ../Core/Inc/main.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Core/Src/main.o b/stm32f103/Debug/Core/Src/main.o
new file mode 100644
index 0000000..016779f
Binary files /dev/null and b/stm32f103/Debug/Core/Src/main.o differ
diff --git a/stm32f103/Debug/Core/Src/main.su b/stm32f103/Debug/Core/Src/main.su
new file mode 100644
index 0000000..92caa7e
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/main.su
@@ -0,0 +1,4 @@
+main.c:64:5:main 8 static
+main.c:107:6:SystemClock_Config 72 static
+main.c:146:13:MX_GPIO_Init 24 static
+main.c:164:6:Error_Handler 4 static,ignoring_inline_asm
diff --git a/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.d b/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.d
new file mode 100644
index 0000000..e442e79
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.d
@@ -0,0 +1,69 @@
+Core/Src/stm32f1xx_hal_msp.o: ../Core/Src/stm32f1xx_hal_msp.c \
+ ../Core/Inc/main.h ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.o b/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.o
new file mode 100644
index 0000000..8d6c20d
Binary files /dev/null and b/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.o differ
diff --git a/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.su b/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.su
new file mode 100644
index 0000000..6f735d5
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/stm32f1xx_hal_msp.su
@@ -0,0 +1 @@
+stm32f1xx_hal_msp.c:64:6:HAL_MspInit 24 static
diff --git a/stm32f103/Debug/Core/Src/stm32f1xx_it.d b/stm32f103/Debug/Core/Src/stm32f1xx_it.d
new file mode 100644
index 0000000..6baed36
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/stm32f1xx_it.d
@@ -0,0 +1,72 @@
+Core/Src/stm32f1xx_it.o: ../Core/Src/stm32f1xx_it.c ../Core/Inc/main.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h \
+ ../Core/Inc/stm32f1xx_it.h
+
+../Core/Inc/main.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
+
+../Core/Inc/stm32f1xx_it.h:
diff --git a/stm32f103/Debug/Core/Src/stm32f1xx_it.o b/stm32f103/Debug/Core/Src/stm32f1xx_it.o
new file mode 100644
index 0000000..5ae6f6f
Binary files /dev/null and b/stm32f103/Debug/Core/Src/stm32f1xx_it.o differ
diff --git a/stm32f103/Debug/Core/Src/stm32f1xx_it.su b/stm32f103/Debug/Core/Src/stm32f1xx_it.su
new file mode 100644
index 0000000..c0a6d67
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/stm32f1xx_it.su
@@ -0,0 +1,9 @@
+stm32f1xx_it.c:70:6:NMI_Handler 4 static
+stm32f1xx_it.c:85:6:HardFault_Handler 4 static
+stm32f1xx_it.c:100:6:MemManage_Handler 4 static
+stm32f1xx_it.c:115:6:BusFault_Handler 4 static
+stm32f1xx_it.c:130:6:UsageFault_Handler 4 static
+stm32f1xx_it.c:145:6:SVC_Handler 4 static
+stm32f1xx_it.c:158:6:DebugMon_Handler 4 static
+stm32f1xx_it.c:171:6:PendSV_Handler 4 static
+stm32f1xx_it.c:184:6:SysTick_Handler 8 static
diff --git a/stm32f103/Debug/Core/Src/subdir.mk b/stm32f103/Debug/Core/Src/subdir.mk
new file mode 100644
index 0000000..0c7a921
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/subdir.mk
@@ -0,0 +1,35 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+C_SRCS += \
+../Core/Src/main.c \
+../Core/Src/stm32f1xx_hal_msp.c \
+../Core/Src/stm32f1xx_it.c \
+../Core/Src/syscalls.c \
+../Core/Src/sysmem.c \
+../Core/Src/system_stm32f1xx.c
+
+OBJS += \
+./Core/Src/main.o \
+./Core/Src/stm32f1xx_hal_msp.o \
+./Core/Src/stm32f1xx_it.o \
+./Core/Src/syscalls.o \
+./Core/Src/sysmem.o \
+./Core/Src/system_stm32f1xx.o
+
+C_DEPS += \
+./Core/Src/main.d \
+./Core/Src/stm32f1xx_hal_msp.d \
+./Core/Src/stm32f1xx_it.d \
+./Core/Src/syscalls.d \
+./Core/Src/sysmem.d \
+./Core/Src/system_stm32f1xx.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+Core/Src/%.o: ../Core/Src/%.c Core/Src/subdir.mk
+ arm-none-eabi-gcc "$<" -mcpu=cortex-m3 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F103xB -c -I../Core/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F1xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@"
+
diff --git a/stm32f103/Debug/Core/Src/syscalls.d b/stm32f103/Debug/Core/Src/syscalls.d
new file mode 100644
index 0000000..8667c70
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/syscalls.d
@@ -0,0 +1 @@
+Core/Src/syscalls.o: ../Core/Src/syscalls.c
diff --git a/stm32f103/Debug/Core/Src/syscalls.o b/stm32f103/Debug/Core/Src/syscalls.o
new file mode 100644
index 0000000..0dc1e55
Binary files /dev/null and b/stm32f103/Debug/Core/Src/syscalls.o differ
diff --git a/stm32f103/Debug/Core/Src/syscalls.su b/stm32f103/Debug/Core/Src/syscalls.su
new file mode 100644
index 0000000..8afbb58
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/syscalls.su
@@ -0,0 +1,18 @@
+syscalls.c:45:6:initialise_monitor_handles 4 static
+syscalls.c:49:5:_getpid 4 static
+syscalls.c:54:5:_kill 16 static
+syscalls.c:60:6:_exit 16 static
+syscalls.c:66:27:_read 32 static
+syscalls.c:78:27:_write 32 static
+syscalls.c:89:5:_close 16 static
+syscalls.c:95:5:_fstat 16 static
+syscalls.c:101:5:_isatty 16 static
+syscalls.c:106:5:_lseek 24 static
+syscalls.c:111:5:_open 12 static
+syscalls.c:117:5:_wait 16 static
+syscalls.c:123:5:_unlink 16 static
+syscalls.c:129:5:_times 16 static
+syscalls.c:134:5:_stat 16 static
+syscalls.c:140:5:_link 16 static
+syscalls.c:146:5:_fork 8 static
+syscalls.c:152:5:_execve 24 static
diff --git a/stm32f103/Debug/Core/Src/sysmem.d b/stm32f103/Debug/Core/Src/sysmem.d
new file mode 100644
index 0000000..74fecf9
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/sysmem.d
@@ -0,0 +1 @@
+Core/Src/sysmem.o: ../Core/Src/sysmem.c
diff --git a/stm32f103/Debug/Core/Src/sysmem.o b/stm32f103/Debug/Core/Src/sysmem.o
new file mode 100644
index 0000000..e867363
Binary files /dev/null and b/stm32f103/Debug/Core/Src/sysmem.o differ
diff --git a/stm32f103/Debug/Core/Src/sysmem.su b/stm32f103/Debug/Core/Src/sysmem.su
new file mode 100644
index 0000000..4474c68
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/sysmem.su
@@ -0,0 +1 @@
+sysmem.c:54:7:_sbrk 32 static
diff --git a/stm32f103/Debug/Core/Src/system_stm32f1xx.d b/stm32f103/Debug/Core/Src/system_stm32f1xx.d
new file mode 100644
index 0000000..62678ad
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/system_stm32f1xx.d
@@ -0,0 +1,67 @@
+Core/Src/system_stm32f1xx.o: ../Core/Src/system_stm32f1xx.c \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Core/Src/system_stm32f1xx.o b/stm32f103/Debug/Core/Src/system_stm32f1xx.o
new file mode 100644
index 0000000..df7bb4e
Binary files /dev/null and b/stm32f103/Debug/Core/Src/system_stm32f1xx.o differ
diff --git a/stm32f103/Debug/Core/Src/system_stm32f1xx.su b/stm32f103/Debug/Core/Src/system_stm32f1xx.su
new file mode 100644
index 0000000..967fb21
--- /dev/null
+++ b/stm32f103/Debug/Core/Src/system_stm32f1xx.su
@@ -0,0 +1,2 @@
+system_stm32f1xx.c:176:6:SystemInit 4 static
+system_stm32f1xx.c:225:6:SystemCoreClockUpdate 24 static
diff --git a/stm32f103/Debug/Core/Startup/startup_stm32f103c8tx.d b/stm32f103/Debug/Core/Startup/startup_stm32f103c8tx.d
new file mode 100644
index 0000000..8737f10
--- /dev/null
+++ b/stm32f103/Debug/Core/Startup/startup_stm32f103c8tx.d
@@ -0,0 +1,2 @@
+Core/Startup/startup_stm32f103c8tx.o: \
+ ../Core/Startup/startup_stm32f103c8tx.s
diff --git a/stm32f103/Debug/Core/Startup/startup_stm32f103c8tx.o b/stm32f103/Debug/Core/Startup/startup_stm32f103c8tx.o
new file mode 100644
index 0000000..b3b0d2e
Binary files /dev/null and b/stm32f103/Debug/Core/Startup/startup_stm32f103c8tx.o differ
diff --git a/stm32f103/Debug/Core/Startup/subdir.mk b/stm32f103/Debug/Core/Startup/subdir.mk
new file mode 100644
index 0000000..e8b1c54
--- /dev/null
+++ b/stm32f103/Debug/Core/Startup/subdir.mk
@@ -0,0 +1,20 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+S_SRCS += \
+../Core/Startup/startup_stm32f103c8tx.s
+
+OBJS += \
+./Core/Startup/startup_stm32f103c8tx.o
+
+S_DEPS += \
+./Core/Startup/startup_stm32f103c8tx.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+Core/Startup/%.o: ../Core/Startup/%.s Core/Startup/subdir.mk
+ arm-none-eabi-gcc -mcpu=cortex-m3 -g3 -DDEBUG -c -x assembler-with-cpp -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@" "$<"
+
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d
new file mode 100644
index 0000000..84bc218
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o
new file mode 100644
index 0000000..434efb0
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.su
new file mode 100644
index 0000000..b50d33d
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.su
@@ -0,0 +1,25 @@
+stm32f1xx_hal.c:142:19:HAL_Init 8 static
+stm32f1xx_hal.c:175:19:HAL_DeInit 8 static
+stm32f1xx_hal.c:200:13:HAL_MspInit 4 static
+stm32f1xx_hal.c:211:13:HAL_MspDeInit 4 static
+stm32f1xx_hal.c:234:26:HAL_InitTick 16 static
+stm32f1xx_hal.c:293:13:HAL_IncTick 4 static
+stm32f1xx_hal.c:304:17:HAL_GetTick 4 static
+stm32f1xx_hal.c:313:10:HAL_GetTickPrio 4 static
+stm32f1xx_hal.c:322:19:HAL_SetTickFreq 24 static
+stm32f1xx_hal.c:354:21:HAL_GetTickFreq 4 static
+stm32f1xx_hal.c:370:13:HAL_Delay 24 static
+stm32f1xx_hal.c:396:13:HAL_SuspendTick 4 static
+stm32f1xx_hal.c:412:13:HAL_ResumeTick 4 static
+stm32f1xx_hal.c:422:10:HAL_GetHalVersion 4 static
+stm32f1xx_hal.c:438:10:HAL_GetREVID 4 static
+stm32f1xx_hal.c:454:10:HAL_GetDEVID 4 static
+stm32f1xx_hal.c:463:10:HAL_GetUIDw0 4 static
+stm32f1xx_hal.c:472:10:HAL_GetUIDw1 4 static
+stm32f1xx_hal.c:481:10:HAL_GetUIDw2 4 static
+stm32f1xx_hal.c:490:6:HAL_DBGMCU_EnableDBGSleepMode 4 static
+stm32f1xx_hal.c:506:6:HAL_DBGMCU_DisableDBGSleepMode 4 static
+stm32f1xx_hal.c:536:6:HAL_DBGMCU_EnableDBGStopMode 4 static
+stm32f1xx_hal.c:552:6:HAL_DBGMCU_DisableDBGStopMode 4 static
+stm32f1xx_hal.c:568:6:HAL_DBGMCU_EnableDBGStandbyMode 4 static
+stm32f1xx_hal.c:584:6:HAL_DBGMCU_DisableDBGStandbyMode 4 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d
new file mode 100644
index 0000000..ac8b725
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o
new file mode 100644
index 0000000..be6f450
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.su
new file mode 100644
index 0000000..634528a
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.su
@@ -0,0 +1,29 @@
+core_cm3.h:1480:22:__NVIC_SetPriorityGrouping 24 static
+core_cm3.h:1499:26:__NVIC_GetPriorityGrouping 4 static
+core_cm3.h:1511:22:__NVIC_EnableIRQ 16 static
+core_cm3.h:1547:22:__NVIC_DisableIRQ 16 static,ignoring_inline_asm
+core_cm3.h:1566:26:__NVIC_GetPendingIRQ 16 static
+core_cm3.h:1585:22:__NVIC_SetPendingIRQ 16 static
+core_cm3.h:1600:22:__NVIC_ClearPendingIRQ 16 static
+core_cm3.h:1617:26:__NVIC_GetActive 16 static
+core_cm3.h:1639:22:__NVIC_SetPriority 16 static
+core_cm3.h:1661:26:__NVIC_GetPriority 16 static
+core_cm3.h:1686:26:NVIC_EncodePriority 40 static
+core_cm3.h:1713:22:NVIC_DecodePriority 40 static
+core_cm3.h:1762:34:__NVIC_SystemReset 4 static,ignoring_inline_asm
+core_cm3.h:1834:26:SysTick_Config 16 static
+stm32f1xx_hal_cortex.c:143:6:HAL_NVIC_SetPriorityGrouping 16 static
+stm32f1xx_hal_cortex.c:165:6:HAL_NVIC_SetPriority 32 static
+stm32f1xx_hal_cortex.c:187:6:HAL_NVIC_EnableIRQ 16 static
+stm32f1xx_hal_cortex.c:203:6:HAL_NVIC_DisableIRQ 16 static
+stm32f1xx_hal_cortex.c:216:6:HAL_NVIC_SystemReset 8 static
+stm32f1xx_hal_cortex.c:229:10:HAL_SYSTICK_Config 16 static
+stm32f1xx_hal_cortex.c:344:10:HAL_NVIC_GetPriorityGrouping 8 static
+stm32f1xx_hal_cortex.c:371:6:HAL_NVIC_GetPriority 24 static
+stm32f1xx_hal_cortex.c:386:6:HAL_NVIC_SetPendingIRQ 16 static
+stm32f1xx_hal_cortex.c:404:10:HAL_NVIC_GetPendingIRQ 16 static
+stm32f1xx_hal_cortex.c:420:6:HAL_NVIC_ClearPendingIRQ 16 static
+stm32f1xx_hal_cortex.c:437:10:HAL_NVIC_GetActive 16 static
+stm32f1xx_hal_cortex.c:454:6:HAL_SYSTICK_CLKSourceConfig 16 static
+stm32f1xx_hal_cortex.c:472:6:HAL_SYSTICK_IRQHandler 8 static
+stm32f1xx_hal_cortex.c:481:13:HAL_SYSTICK_Callback 4 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d
new file mode 100644
index 0000000..2a4d36b
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o
new file mode 100644
index 0000000..5d2c74c
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.su
new file mode 100644
index 0000000..5c24809
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.su
@@ -0,0 +1,13 @@
+stm32f1xx_hal_dma.c:143:19:HAL_DMA_Init 24 static
+stm32f1xx_hal_dma.c:220:19:HAL_DMA_DeInit 16 static
+stm32f1xx_hal_dma.c:319:19:HAL_DMA_Start 32 static
+stm32f1xx_hal_dma.c:362:19:HAL_DMA_Start_IT 32 static
+stm32f1xx_hal_dma.c:416:19:HAL_DMA_Abort 24 static
+stm32f1xx_hal_dma.c:457:19:HAL_DMA_Abort_IT 24 static
+stm32f1xx_hal_dma.c:502:19:HAL_DMA_PollForTransfer 32 static
+stm32f1xx_hal_dma.c:603:6:HAL_DMA_IRQHandler 24 static
+stm32f1xx_hal_dma.c:693:19:HAL_DMA_RegisterCallback 32 static
+stm32f1xx_hal_dma.c:744:19:HAL_DMA_UnRegisterCallback 24 static
+stm32f1xx_hal_dma.c:820:22:HAL_DMA_GetState 16 static
+stm32f1xx_hal_dma.c:832:10:HAL_DMA_GetError 16 static
+stm32f1xx_hal_dma.c:858:13:DMA_SetConfig 24 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d
new file mode 100644
index 0000000..1b334b4
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o
new file mode 100644
index 0000000..07a7241
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.su
new file mode 100644
index 0000000..f6f8c99
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.su
@@ -0,0 +1,9 @@
+stm32f1xx_hal_exti.c:143:19:HAL_EXTI_SetConfigLine 32 static
+stm32f1xx_hal_exti.c:238:19:HAL_EXTI_GetConfigLine 32 static
+stm32f1xx_hal_exti.c:317:19:HAL_EXTI_ClearConfigLine 32 static
+stm32f1xx_hal_exti.c:370:19:HAL_EXTI_RegisterCallback 32 static
+stm32f1xx_hal_exti.c:395:19:HAL_EXTI_GetHandle 16 static
+stm32f1xx_hal_exti.c:435:6:HAL_EXTI_IRQHandler 24 static
+stm32f1xx_hal_exti.c:467:10:HAL_EXTI_GetPending 32 static
+stm32f1xx_hal_exti.c:499:6:HAL_EXTI_ClearPending 24 static
+stm32f1xx_hal_exti.c:523:6:HAL_EXTI_GenerateSWI 24 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d
new file mode 100644
index 0000000..d54c9e1
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o
new file mode 100644
index 0000000..47d33ad
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.su
new file mode 100644
index 0000000..9238093
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.su
@@ -0,0 +1,14 @@
+stm32f1xx_hal_flash.c:168:19:HAL_FLASH_Program 48 static
+stm32f1xx_hal_flash.c:267:19:HAL_FLASH_Program_IT 32 static
+stm32f1xx_hal_flash.c:332:6:HAL_FLASH_IRQHandler 16 static
+stm32f1xx_hal_flash.c:606:13:HAL_FLASH_EndOfOperationCallback 16 static
+stm32f1xx_hal_flash.c:624:13:HAL_FLASH_OperationErrorCallback 16 static
+stm32f1xx_hal_flash.c:657:19:HAL_FLASH_Unlock 16 static
+stm32f1xx_hal_flash.c:695:19:HAL_FLASH_Lock 4 static
+stm32f1xx_hal_flash.c:712:19:HAL_FLASH_OB_Unlock 4 static
+stm32f1xx_hal_flash.c:732:19:HAL_FLASH_OB_Lock 4 static
+stm32f1xx_hal_flash.c:745:6:HAL_FLASH_OB_Launch 8 static
+stm32f1xx_hal_flash.c:774:10:HAL_FLASH_GetError 4 static
+stm32f1xx_hal_flash.c:797:13:FLASH_Program_HalfWord 16 static
+stm32f1xx_hal_flash.c:826:19:FLASH_WaitForLastOperation 24 static
+stm32f1xx_hal_flash.c:914:13:FLASH_SetErrorCode 16 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d
new file mode 100644
index 0000000..9ef2e81
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o
new file mode 100644
index 0000000..07dc98d
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.su
new file mode 100644
index 0000000..354b9bf
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.su
@@ -0,0 +1,16 @@
+stm32f1xx_hal_flash_ex.c:159:19:HAL_FLASHEx_Erase 24 static
+stm32f1xx_hal_flash_ex.c:319:19:HAL_FLASHEx_Erase_IT 24 static
+stm32f1xx_hal_flash_ex.c:397:19:HAL_FLASHEx_OBErase 16 static
+stm32f1xx_hal_flash_ex.c:446:19:HAL_FLASHEx_OBProgram 24 static
+stm32f1xx_hal_flash_ex.c:527:6:HAL_FLASHEx_OBGetConfig 16 static
+stm32f1xx_hal_flash_ex.c:549:10:HAL_FLASHEx_OBGetUserData 24 static
+stm32f1xx_hal_flash_ex.c:595:13:FLASH_MassErase 16 static
+stm32f1xx_hal_flash_ex.c:644:26:FLASH_OB_EnableWRP 32 static
+stm32f1xx_hal_flash_ex.c:767:26:FLASH_OB_DisableWRP 32 static
+stm32f1xx_hal_flash_ex.c:886:26:FLASH_OB_RDP_LevelConfig 24 static
+stm32f1xx_hal_flash_ex.c:937:26:FLASH_OB_UserConfig 24 static
+stm32f1xx_hal_flash_ex.c:988:26:FLASH_OB_ProgramData 24 static
+stm32f1xx_hal_flash_ex.c:1021:17:FLASH_OB_GetWRP 4 static
+stm32f1xx_hal_flash_ex.c:1034:17:FLASH_OB_GetRDP 16 static
+stm32f1xx_hal_flash_ex.c:1060:16:FLASH_OB_GetUser 4 static
+stm32f1xx_hal_flash_ex.c:1089:6:FLASH_PageErase 16 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d
new file mode 100644
index 0000000..3462ea6
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o
new file mode 100644
index 0000000..09c2c08
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.su
new file mode 100644
index 0000000..27b52b4
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.su
@@ -0,0 +1,8 @@
+stm32f1xx_hal_gpio.c:178:6:HAL_GPIO_Init 48 static
+stm32f1xx_hal_gpio.c:351:6:HAL_GPIO_DeInit 40 static
+stm32f1xx_hal_gpio.c:431:15:HAL_GPIO_ReadPin 24 static
+stm32f1xx_hal_gpio.c:465:6:HAL_GPIO_WritePin 16 static
+stm32f1xx_hal_gpio.c:487:6:HAL_GPIO_TogglePin 24 static
+stm32f1xx_hal_gpio.c:511:19:HAL_GPIO_LockPin 24 static
+stm32f1xx_hal_gpio.c:546:6:HAL_GPIO_EXTI_IRQHandler 16 static
+stm32f1xx_hal_gpio.c:561:13:HAL_GPIO_EXTI_Callback 16 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d
new file mode 100644
index 0000000..ced0a9d
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o
new file mode 100644
index 0000000..279ed23
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.su
new file mode 100644
index 0000000..87a538a
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.su
@@ -0,0 +1,3 @@
+stm32f1xx_hal_gpio_ex.c:81:6:HAL_GPIOEx_ConfigEventout 16 static
+stm32f1xx_hal_gpio_ex.c:95:6:HAL_GPIOEx_EnableEventout 4 static
+stm32f1xx_hal_gpio_ex.c:104:6:HAL_GPIOEx_DisableEventout 4 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d
new file mode 100644
index 0000000..676aa2e
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o
new file mode 100644
index 0000000..511b4e4
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.su
new file mode 100644
index 0000000..3a73422
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.su
@@ -0,0 +1,18 @@
+stm32f1xx_hal_pwr.c:117:13:PWR_OverloadWfe 4 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:156:6:HAL_PWR_DeInit 4 static
+stm32f1xx_hal_pwr.c:169:6:HAL_PWR_EnableBkUpAccess 4 static
+stm32f1xx_hal_pwr.c:182:6:HAL_PWR_DisableBkUpAccess 4 static
+stm32f1xx_hal_pwr.c:316:6:HAL_PWR_ConfigPVD 16 static
+stm32f1xx_hal_pwr.c:359:6:HAL_PWR_EnablePVD 4 static
+stm32f1xx_hal_pwr.c:369:6:HAL_PWR_DisablePVD 4 static
+stm32f1xx_hal_pwr.c:382:6:HAL_PWR_EnableWakeUpPin 24 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:397:6:HAL_PWR_DisableWakeUpPin 24 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:417:6:HAL_PWR_EnterSLEEPMode 16 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:463:6:HAL_PWR_EnterSTOPMode 16 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:503:6:HAL_PWR_EnterSTANDBYMode 4 static,ignoring_inline_asm
+stm32f1xx_hal_pwr.c:528:6:HAL_PWR_EnableSleepOnExit 4 static
+stm32f1xx_hal_pwr.c:541:6:HAL_PWR_DisableSleepOnExit 4 static
+stm32f1xx_hal_pwr.c:554:6:HAL_PWR_EnableSEVOnPend 4 static
+stm32f1xx_hal_pwr.c:567:6:HAL_PWR_DisableSEVOnPend 4 static
+stm32f1xx_hal_pwr.c:580:6:HAL_PWR_PVD_IRQHandler 8 static
+stm32f1xx_hal_pwr.c:597:13:HAL_PWR_PVDCallback 4 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d
new file mode 100644
index 0000000..96582e0
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o
new file mode 100644
index 0000000..5935249
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.su
new file mode 100644
index 0000000..aa05c10
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.su
@@ -0,0 +1,15 @@
+stm32f1xx_hal_rcc.c:202:19:HAL_RCC_DeInit 16 static
+stm32f1xx_hal_rcc.c:347:19:HAL_RCC_OscConfig 32 static
+stm32f1xx_hal_rcc.c:813:19:HAL_RCC_ClockConfig 24 static
+stm32f1xx_hal_rcc.c:1002:6:HAL_RCC_MCOConfig 48 static
+stm32f1xx_hal_rcc.c:1039:6:HAL_RCC_EnableCSS 4 static
+stm32f1xx_hal_rcc.c:1048:6:HAL_RCC_DisableCSS 4 static
+stm32f1xx_hal_rcc.c:1082:10:HAL_RCC_GetSysClockFreq 48 static
+stm32f1xx_hal_rcc.c:1176:10:HAL_RCC_GetHCLKFreq 4 static
+stm32f1xx_hal_rcc.c:1187:10:HAL_RCC_GetPCLK1Freq 8 static
+stm32f1xx_hal_rcc.c:1199:10:HAL_RCC_GetPCLK2Freq 8 static
+stm32f1xx_hal_rcc.c:1212:6:HAL_RCC_GetOscConfig 16 static
+stm32f1xx_hal_rcc.c:1312:6:HAL_RCC_GetClockConfig 16 static
+stm32f1xx_hal_rcc.c:1347:6:HAL_RCC_NMI_IRQHandler 8 static
+stm32f1xx_hal_rcc.c:1365:13:RCC_Delay 24 static,ignoring_inline_asm
+stm32f1xx_hal_rcc.c:1379:13:HAL_RCC_CSSCallback 4 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d
new file mode 100644
index 0000000..f9eb822
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o
new file mode 100644
index 0000000..4136990
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.su
new file mode 100644
index 0000000..dbe5d7b
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.su
@@ -0,0 +1,3 @@
+stm32f1xx_hal_rcc_ex.c:100:19:HAL_RCCEx_PeriphCLKConfig 32 static
+stm32f1xx_hal_rcc_ex.c:294:6:HAL_RCCEx_GetPeriphCLKConfig 24 static
+stm32f1xx_hal_rcc_ex.c:387:10:HAL_RCCEx_GetPeriphCLKFreq 64 static
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d
new file mode 100644
index 0000000..9aafbfa
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o
new file mode 100644
index 0000000..0baed9f
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.su
new file mode 100644
index 0000000..e69de29
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d
new file mode 100644
index 0000000..f48f2b2
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d
@@ -0,0 +1,68 @@
+Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o: \
+ ../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h \
+ ../Core/Inc/stm32f1xx_hal_conf.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h \
+ ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h:
+
+../Core/Inc/stm32f1xx_hal_conf.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h:
+
+../Drivers/CMSIS/Include/core_cm3.h:
+
+../Drivers/CMSIS/Include/cmsis_version.h:
+
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+
+../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h:
+
+../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h:
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o
new file mode 100644
index 0000000..cfff5ce
Binary files /dev/null and b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o differ
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.su b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.su
new file mode 100644
index 0000000..e69de29
diff --git a/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk
new file mode 100644
index 0000000..65eda60
--- /dev/null
+++ b/stm32f103/Debug/Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk
@@ -0,0 +1,56 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+# Add inputs and outputs from these tool invocations to the build variables
+C_SRCS += \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c \
+../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c
+
+OBJS += \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o
+
+C_DEPS += \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.d \
+./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.d
+
+
+# Each subdirectory must supply rules for building sources it contributes
+Drivers/STM32F1xx_HAL_Driver/Src/%.o: ../Drivers/STM32F1xx_HAL_Driver/Src/%.c Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk
+ arm-none-eabi-gcc "$<" -mcpu=cortex-m3 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F103xB -c -I../Core/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc -I../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F1xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfloat-abi=soft -mthumb -o "$@"
+
diff --git a/stm32f103/Debug/makefile b/stm32f103/Debug/makefile
new file mode 100644
index 0000000..9346de9
--- /dev/null
+++ b/stm32f103/Debug/makefile
@@ -0,0 +1,100 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+-include ../makefile.init
+
+RM := rm -rf
+
+# All of the sources participating in the build are defined here
+-include sources.mk
+-include Drivers/STM32F1xx_HAL_Driver/Src/subdir.mk
+-include Core/Startup/subdir.mk
+-include Core/Src/subdir.mk
+-include subdir.mk
+-include objects.mk
+
+ifneq ($(MAKECMDGOALS),clean)
+ifneq ($(strip $(S_DEPS)),)
+-include $(S_DEPS)
+endif
+ifneq ($(strip $(S_UPPER_DEPS)),)
+-include $(S_UPPER_DEPS)
+endif
+ifneq ($(strip $(C_DEPS)),)
+-include $(C_DEPS)
+endif
+endif
+
+-include ../makefile.defs
+
+OPTIONAL_TOOL_DEPS := \
+$(wildcard ../makefile.defs) \
+$(wildcard ../makefile.init) \
+$(wildcard ../makefile.targets) \
+
+
+BUILD_ARTIFACT_NAME := stm32f103
+BUILD_ARTIFACT_EXTENSION := elf
+BUILD_ARTIFACT_PREFIX :=
+BUILD_ARTIFACT := $(BUILD_ARTIFACT_PREFIX)$(BUILD_ARTIFACT_NAME)$(if $(BUILD_ARTIFACT_EXTENSION),.$(BUILD_ARTIFACT_EXTENSION),)
+
+# Add inputs and outputs from these tool invocations to the build variables
+EXECUTABLES += \
+stm32f103.elf \
+
+SIZE_OUTPUT += \
+default.size.stdout \
+
+OBJDUMP_LIST += \
+stm32f103.list \
+
+OBJCOPY_BIN += \
+stm32f103.bin \
+
+
+# All Target
+all: main-build
+
+# Main-build Target
+main-build: stm32f103.elf secondary-outputs
+
+# Tool invocations
+stm32f103.elf: $(OBJS) $(USER_OBJS) /Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/STM32F103C8TX_FLASH.ld makefile objects.list $(OPTIONAL_TOOL_DEPS)
+ arm-none-eabi-gcc -o "stm32f103.elf" @"objects.list" $(USER_OBJS) $(LIBS) -mcpu=cortex-m3 -T"/Users/wuwenfeng/Documents/morse_code_trainer/stm32f103/STM32F103C8TX_FLASH.ld" --specs=nosys.specs -Wl,-Map="stm32f103.map" -Wl,--gc-sections -static --specs=nano.specs -mfloat-abi=soft -mthumb -Wl,--start-group -lc -lm -Wl,--end-group
+ @echo 'Finished building target: $@'
+ @echo ' '
+
+default.size.stdout: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)
+ arm-none-eabi-size $(EXECUTABLES)
+ @echo 'Finished building: $@'
+ @echo ' '
+
+stm32f103.list: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)
+ arm-none-eabi-objdump -h -S $(EXECUTABLES) > "stm32f103.list"
+ @echo 'Finished building: $@'
+ @echo ' '
+
+stm32f103.bin: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)
+ arm-none-eabi-objcopy -O binary $(EXECUTABLES) "stm32f103.bin"
+ @echo 'Finished building: $@'
+ @echo ' '
+
+# Other Targets
+clean:
+ -$(RM) $(SIZE_OUTPUT)$(OBJDUMP_LIST)$(EXECUTABLES)$(OBJS)$(S_DEPS)$(S_UPPER_DEPS)$(C_DEPS)$(OBJCOPY_BIN) stm32f103.elf
+ -@echo ' '
+
+secondary-outputs: $(SIZE_OUTPUT) $(OBJDUMP_LIST) $(OBJCOPY_BIN)
+
+fail-specified-linker-script-missing:
+ @echo 'Error: Cannot find the specified linker script. Check the linker settings in the build configuration.'
+ @exit 2
+
+warn-no-linker-script-specified:
+ @echo 'Warning: No linker script specified. Check the linker settings in the build configuration.'
+
+.PHONY: all clean dependents fail-specified-linker-script-missing warn-no-linker-script-specified
+
+-include ../makefile.targets
diff --git a/stm32f103/Debug/objects.list b/stm32f103/Debug/objects.list
new file mode 100644
index 0000000..ed9dee4
--- /dev/null
+++ b/stm32f103/Debug/objects.list
@@ -0,0 +1,20 @@
+"./Core/Src/main.o"
+"./Core/Src/stm32f1xx_hal_msp.o"
+"./Core/Src/stm32f1xx_it.o"
+"./Core/Src/syscalls.o"
+"./Core/Src/sysmem.o"
+"./Core/Src/system_stm32f1xx.o"
+"./Core/Startup/startup_stm32f103c8tx.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o"
+"./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o"
diff --git a/stm32f103/Debug/objects.mk b/stm32f103/Debug/objects.mk
new file mode 100644
index 0000000..e12976d
--- /dev/null
+++ b/stm32f103/Debug/objects.mk
@@ -0,0 +1,9 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+USER_OBJS :=
+
+LIBS :=
+
diff --git a/stm32f103/Debug/sources.mk b/stm32f103/Debug/sources.mk
new file mode 100644
index 0000000..0b21f01
--- /dev/null
+++ b/stm32f103/Debug/sources.mk
@@ -0,0 +1,26 @@
+################################################################################
+# Automatically-generated file. Do not edit!
+# Toolchain: GNU Tools for STM32 (9-2020-q2-update)
+################################################################################
+
+ELF_SRCS :=
+OBJ_SRCS :=
+S_SRCS :=
+C_SRCS :=
+S_UPPER_SRCS :=
+O_SRCS :=
+SIZE_OUTPUT :=
+OBJDUMP_LIST :=
+EXECUTABLES :=
+OBJS :=
+S_DEPS :=
+S_UPPER_DEPS :=
+C_DEPS :=
+OBJCOPY_BIN :=
+
+# Every subdirectory with source files must be described here
+SUBDIRS := \
+Core/Src \
+Core/Startup \
+Drivers/STM32F1xx_HAL_Driver/Src \
+
diff --git a/stm32f103/Debug/stm32f103.bin b/stm32f103/Debug/stm32f103.bin
new file mode 100755
index 0000000..4057ade
Binary files /dev/null and b/stm32f103/Debug/stm32f103.bin differ
diff --git a/stm32f103/Debug/stm32f103.elf b/stm32f103/Debug/stm32f103.elf
new file mode 100755
index 0000000..02f95d2
Binary files /dev/null and b/stm32f103/Debug/stm32f103.elf differ
diff --git a/stm32f103/Debug/stm32f103.list b/stm32f103/Debug/stm32f103.list
new file mode 100644
index 0000000..ec410f8
--- /dev/null
+++ b/stm32f103/Debug/stm32f103.list
@@ -0,0 +1,2606 @@
+
+stm32f103.elf: file format elf32-littlearm
+
+Sections:
+Idx Name Size VMA LMA File off Algn
+ 0 .isr_vector 0000010c 08000000 08000000 00010000 2**0
+ CONTENTS, ALLOC, LOAD, READONLY, DATA
+ 1 .text 00000d1c 0800010c 0800010c 0001010c 2**2
+ CONTENTS, ALLOC, LOAD, READONLY, CODE
+ 2 .rodata 00000020 08000e28 08000e28 00010e28 2**2
+ CONTENTS, ALLOC, LOAD, READONLY, DATA
+ 3 .ARM.extab 00000000 08000e48 08000e48 0002000c 2**0
+ CONTENTS
+ 4 .ARM 00000000 08000e48 08000e48 0002000c 2**0
+ CONTENTS
+ 5 .preinit_array 00000000 08000e48 08000e48 0002000c 2**0
+ CONTENTS, ALLOC, LOAD, DATA
+ 6 .init_array 00000004 08000e48 08000e48 00010e48 2**2
+ CONTENTS, ALLOC, LOAD, DATA
+ 7 .fini_array 00000004 08000e4c 08000e4c 00010e4c 2**2
+ CONTENTS, ALLOC, LOAD, DATA
+ 8 .data 0000000c 20000000 08000e50 00020000 2**2
+ CONTENTS, ALLOC, LOAD, DATA
+ 9 .bss 00000020 2000000c 08000e5c 0002000c 2**2
+ ALLOC
+ 10 ._user_heap_stack 00000604 2000002c 08000e5c 0002002c 2**0
+ ALLOC
+ 11 .ARM.attributes 00000029 00000000 00000000 0002000c 2**0
+ CONTENTS, READONLY
+ 12 .debug_info 00002816 00000000 00000000 00020035 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 13 .debug_abbrev 00000c75 00000000 00000000 0002284b 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 14 .debug_aranges 00000378 00000000 00000000 000234c0 2**3
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 15 .debug_ranges 00000300 00000000 00000000 00023838 2**3
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 16 .debug_macro 000156ee 00000000 00000000 00023b38 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 17 .debug_line 00003d01 00000000 00000000 00039226 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 18 .debug_str 0007b704 00000000 00000000 0003cf27 2**0
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+ 19 .comment 00000053 00000000 00000000 000b862b 2**0
+ CONTENTS, READONLY
+ 20 .debug_frame 00000be8 00000000 00000000 000b8680 2**2
+ CONTENTS, READONLY, DEBUGGING, OCTETS
+
+Disassembly of section .text:
+
+0800010c <__do_global_dtors_aux>:
+ 800010c: b510 push {r4, lr}
+ 800010e: 4c05 ldr r4, [pc, #20] ; (8000124 <__do_global_dtors_aux+0x18>)
+ 8000110: 7823 ldrb r3, [r4, #0]
+ 8000112: b933 cbnz r3, 8000122 <__do_global_dtors_aux+0x16>
+ 8000114: 4b04 ldr r3, [pc, #16] ; (8000128 <__do_global_dtors_aux+0x1c>)
+ 8000116: b113 cbz r3, 800011e <__do_global_dtors_aux+0x12>
+ 8000118: 4804 ldr r0, [pc, #16] ; (800012c <__do_global_dtors_aux+0x20>)
+ 800011a: f3af 8000 nop.w
+ 800011e: 2301 movs r3, #1
+ 8000120: 7023 strb r3, [r4, #0]
+ 8000122: bd10 pop {r4, pc}
+ 8000124: 2000000c .word 0x2000000c
+ 8000128: 00000000 .word 0x00000000
+ 800012c: 08000e10 .word 0x08000e10
+
+08000130 :
+ 8000130: b508 push {r3, lr}
+ 8000132: 4b03 ldr r3, [pc, #12] ; (8000140 )
+ 8000134: b11b cbz r3, 800013e
+ 8000136: 4903 ldr r1, [pc, #12] ; (8000144 )
+ 8000138: 4803 ldr r0, [pc, #12] ; (8000148 )
+ 800013a: f3af 8000 nop.w
+ 800013e: bd08 pop {r3, pc}
+ 8000140: 00000000 .word 0x00000000
+ 8000144: 20000010 .word 0x20000010
+ 8000148: 08000e10 .word 0x08000e10
+
+0800014c :
+/**
+ * @brief The application entry point.
+ * @retval int
+ */
+int main(void)
+{
+ 800014c: b580 push {r7, lr}
+ 800014e: af00 add r7, sp, #0
+ /* USER CODE END 1 */
+
+ /* MCU Configuration--------------------------------------------------------*/
+
+ /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+ HAL_Init();
+ 8000150: f000 f904 bl 800035c
+ /* USER CODE BEGIN Init */
+
+ /* USER CODE END Init */
+
+ /* Configure the system clock */
+ SystemClock_Config();
+ 8000154: f000 f803 bl 800015e
+ /* USER CODE BEGIN SysInit */
+
+ /* USER CODE END SysInit */
+
+ /* Initialize all configured peripherals */
+ MX_GPIO_Init();
+ 8000158: f000 f846 bl 80001e8
+
+ /* USER CODE END 2 */
+
+ /* Infinite loop */
+ /* USER CODE BEGIN WHILE */
+ while (1)
+ 800015c: e7fe b.n 800015c
+
+0800015e :
+/**
+ * @brief System Clock Configuration
+ * @retval None
+ */
+void SystemClock_Config(void)
+{
+ 800015e: b580 push {r7, lr}
+ 8000160: b090 sub sp, #64 ; 0x40
+ 8000162: af00 add r7, sp, #0
+ RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+ 8000164: f107 0318 add.w r3, r7, #24
+ 8000168: 2228 movs r2, #40 ; 0x28
+ 800016a: 2100 movs r1, #0
+ 800016c: 4618 mov r0, r3
+ 800016e: f000 fe47 bl 8000e00
+ RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+ 8000172: 1d3b adds r3, r7, #4
+ 8000174: 2200 movs r2, #0
+ 8000176: 601a str r2, [r3, #0]
+ 8000178: 605a str r2, [r3, #4]
+ 800017a: 609a str r2, [r3, #8]
+ 800017c: 60da str r2, [r3, #12]
+ 800017e: 611a str r2, [r3, #16]
+
+ /** Initializes the RCC Oscillators according to the specified parameters
+ * in the RCC_OscInitTypeDef structure.
+ */
+ RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+ 8000180: 2301 movs r3, #1
+ 8000182: 61bb str r3, [r7, #24]
+ RCC_OscInitStruct.HSEState = RCC_HSE_ON;
+ 8000184: f44f 3380 mov.w r3, #65536 ; 0x10000
+ 8000188: 61fb str r3, [r7, #28]
+ RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
+ 800018a: 2300 movs r3, #0
+ 800018c: 623b str r3, [r7, #32]
+ RCC_OscInitStruct.HSIState = RCC_HSI_ON;
+ 800018e: 2301 movs r3, #1
+ 8000190: 62bb str r3, [r7, #40] ; 0x28
+ RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+ 8000192: 2302 movs r3, #2
+ 8000194: 637b str r3, [r7, #52] ; 0x34
+ RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
+ 8000196: f44f 3380 mov.w r3, #65536 ; 0x10000
+ 800019a: 63bb str r3, [r7, #56] ; 0x38
+ RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
+ 800019c: f44f 13e0 mov.w r3, #1835008 ; 0x1c0000
+ 80001a0: 63fb str r3, [r7, #60] ; 0x3c
+ if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+ 80001a2: f107 0318 add.w r3, r7, #24
+ 80001a6: 4618 mov r0, r3
+ 80001a8: f000 fa1e bl 80005e8
+ 80001ac: 4603 mov r3, r0
+ 80001ae: 2b00 cmp r3, #0
+ 80001b0: d001 beq.n 80001b6
+ {
+ Error_Handler();
+ 80001b2: f000 f847 bl 8000244
+ }
+ /** Initializes the CPU, AHB and APB buses clocks
+ */
+ RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+ 80001b6: 230f movs r3, #15
+ 80001b8: 607b str r3, [r7, #4]
+ |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+ RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+ 80001ba: 2302 movs r3, #2
+ 80001bc: 60bb str r3, [r7, #8]
+ RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+ 80001be: 2300 movs r3, #0
+ 80001c0: 60fb str r3, [r7, #12]
+ RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
+ 80001c2: f44f 6380 mov.w r3, #1024 ; 0x400
+ 80001c6: 613b str r3, [r7, #16]
+ RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+ 80001c8: 2300 movs r3, #0
+ 80001ca: 617b str r3, [r7, #20]
+
+ if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
+ 80001cc: 1d3b adds r3, r7, #4
+ 80001ce: 2102 movs r1, #2
+ 80001d0: 4618 mov r0, r3
+ 80001d2: f000 fc89 bl 8000ae8
+ 80001d6: 4603 mov r3, r0
+ 80001d8: 2b00 cmp r3, #0
+ 80001da: d001 beq.n 80001e0
+ {
+ Error_Handler();
+ 80001dc: f000 f832 bl 8000244
+ }
+}
+ 80001e0: bf00 nop
+ 80001e2: 3740 adds r7, #64 ; 0x40
+ 80001e4: 46bd mov sp, r7
+ 80001e6: bd80 pop {r7, pc}
+
+080001e8 :
+ * @brief GPIO Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_GPIO_Init(void)
+{
+ 80001e8: b480 push {r7}
+ 80001ea: b085 sub sp, #20
+ 80001ec: af00 add r7, sp, #0
+
+ /* GPIO Ports Clock Enable */
+ __HAL_RCC_GPIOC_CLK_ENABLE();
+ 80001ee: 4b14 ldr r3, [pc, #80] ; (8000240 )
+ 80001f0: 699b ldr r3, [r3, #24]
+ 80001f2: 4a13 ldr r2, [pc, #76] ; (8000240 )
+ 80001f4: f043 0310 orr.w r3, r3, #16
+ 80001f8: 6193 str r3, [r2, #24]
+ 80001fa: 4b11 ldr r3, [pc, #68] ; (8000240 )
+ 80001fc: 699b ldr r3, [r3, #24]
+ 80001fe: f003 0310 and.w r3, r3, #16
+ 8000202: 60fb str r3, [r7, #12]
+ 8000204: 68fb ldr r3, [r7, #12]
+ __HAL_RCC_GPIOD_CLK_ENABLE();
+ 8000206: 4b0e ldr r3, [pc, #56] ; (8000240 )
+ 8000208: 699b ldr r3, [r3, #24]
+ 800020a: 4a0d ldr r2, [pc, #52] ; (8000240 )
+ 800020c: f043 0320 orr.w r3, r3, #32
+ 8000210: 6193 str r3, [r2, #24]
+ 8000212: 4b0b ldr r3, [pc, #44] ; (8000240 )
+ 8000214: 699b ldr r3, [r3, #24]
+ 8000216: f003 0320 and.w r3, r3, #32
+ 800021a: 60bb str r3, [r7, #8]
+ 800021c: 68bb ldr r3, [r7, #8]
+ __HAL_RCC_GPIOA_CLK_ENABLE();
+ 800021e: 4b08 ldr r3, [pc, #32] ; (8000240 )
+ 8000220: 699b ldr r3, [r3, #24]
+ 8000222: 4a07 ldr r2, [pc, #28] ; (8000240 )
+ 8000224: f043 0304 orr.w r3, r3, #4
+ 8000228: 6193 str r3, [r2, #24]
+ 800022a: 4b05 ldr r3, [pc, #20] ; (8000240 )
+ 800022c: 699b ldr r3, [r3, #24]
+ 800022e: f003 0304 and.w r3, r3, #4
+ 8000232: 607b str r3, [r7, #4]
+ 8000234: 687b ldr r3, [r7, #4]
+
+}
+ 8000236: bf00 nop
+ 8000238: 3714 adds r7, #20
+ 800023a: 46bd mov sp, r7
+ 800023c: bc80 pop {r7}
+ 800023e: 4770 bx lr
+ 8000240: 40021000 .word 0x40021000
+
+08000244 :
+/**
+ * @brief This function is executed in case of error occurrence.
+ * @retval None
+ */
+void Error_Handler(void)
+{
+ 8000244: b480 push {r7}
+ 8000246: af00 add r7, sp, #0
+ \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+ Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+ __ASM volatile ("cpsid i" : : : "memory");
+ 8000248: b672 cpsid i
+}
+ 800024a: bf00 nop
+ /* USER CODE BEGIN Error_Handler_Debug */
+ /* User can add his own implementation to report the HAL error return state */
+ __disable_irq();
+ while (1)
+ 800024c: e7fe b.n 800024c
+ ...
+
+08000250 :
+/* USER CODE END 0 */
+/**
+ * Initializes the Global MSP.
+ */
+void HAL_MspInit(void)
+{
+ 8000250: b480 push {r7}
+ 8000252: b085 sub sp, #20
+ 8000254: af00 add r7, sp, #0
+ /* USER CODE BEGIN MspInit 0 */
+
+ /* USER CODE END MspInit 0 */
+
+ __HAL_RCC_AFIO_CLK_ENABLE();
+ 8000256: 4b15 ldr r3, [pc, #84] ; (80002ac )
+ 8000258: 699b ldr r3, [r3, #24]
+ 800025a: 4a14 ldr r2, [pc, #80] ; (80002ac )
+ 800025c: f043 0301 orr.w r3, r3, #1
+ 8000260: 6193 str r3, [r2, #24]
+ 8000262: 4b12 ldr r3, [pc, #72] ; (80002ac )
+ 8000264: 699b ldr r3, [r3, #24]
+ 8000266: f003 0301 and.w r3, r3, #1
+ 800026a: 60bb str r3, [r7, #8]
+ 800026c: 68bb ldr r3, [r7, #8]
+ __HAL_RCC_PWR_CLK_ENABLE();
+ 800026e: 4b0f ldr r3, [pc, #60] ; (80002ac )
+ 8000270: 69db ldr r3, [r3, #28]
+ 8000272: 4a0e ldr r2, [pc, #56] ; (80002ac )
+ 8000274: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000
+ 8000278: 61d3 str r3, [r2, #28]
+ 800027a: 4b0c ldr r3, [pc, #48] ; (80002ac )
+ 800027c: 69db ldr r3, [r3, #28]
+ 800027e: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
+ 8000282: 607b str r3, [r7, #4]
+ 8000284: 687b ldr r3, [r7, #4]
+
+ /* System interrupt init*/
+
+ /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
+ */
+ __HAL_AFIO_REMAP_SWJ_NOJTAG();
+ 8000286: 4b0a ldr r3, [pc, #40] ; (80002b0 )
+ 8000288: 685b ldr r3, [r3, #4]
+ 800028a: 60fb str r3, [r7, #12]
+ 800028c: 68fb ldr r3, [r7, #12]
+ 800028e: f023 63e0 bic.w r3, r3, #117440512 ; 0x7000000
+ 8000292: 60fb str r3, [r7, #12]
+ 8000294: 68fb ldr r3, [r7, #12]
+ 8000296: f043 7300 orr.w r3, r3, #33554432 ; 0x2000000
+ 800029a: 60fb str r3, [r7, #12]
+ 800029c: 4a04 ldr r2, [pc, #16] ; (80002b0 )
+ 800029e: 68fb ldr r3, [r7, #12]
+ 80002a0: 6053 str r3, [r2, #4]
+
+ /* USER CODE BEGIN MspInit 1 */
+
+ /* USER CODE END MspInit 1 */
+}
+ 80002a2: bf00 nop
+ 80002a4: 3714 adds r7, #20
+ 80002a6: 46bd mov sp, r7
+ 80002a8: bc80 pop {r7}
+ 80002aa: 4770 bx lr
+ 80002ac: 40021000 .word 0x40021000
+ 80002b0: 40010000 .word 0x40010000
+
+080002b4 :
+/******************************************************************************/
+/**
+ * @brief This function handles Non maskable interrupt.
+ */
+void NMI_Handler(void)
+{
+ 80002b4: b480 push {r7}
+ 80002b6: af00 add r7, sp, #0
+ /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+ /* USER CODE END NonMaskableInt_IRQn 0 */
+ /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+ while (1)
+ 80002b8: e7fe b.n 80002b8
+
+080002ba :
+
+/**
+ * @brief This function handles Hard fault interrupt.
+ */
+void HardFault_Handler(void)
+{
+ 80002ba: b480 push {r7}
+ 80002bc: af00 add r7, sp, #0
+ /* USER CODE BEGIN HardFault_IRQn 0 */
+
+ /* USER CODE END HardFault_IRQn 0 */
+ while (1)
+ 80002be: e7fe b.n 80002be
+
+080002c0 :
+
+/**
+ * @brief This function handles Memory management fault.
+ */
+void MemManage_Handler(void)
+{
+ 80002c0: b480 push {r7}
+ 80002c2: af00 add r7, sp, #0
+ /* USER CODE BEGIN MemoryManagement_IRQn 0 */
+
+ /* USER CODE END MemoryManagement_IRQn 0 */
+ while (1)
+ 80002c4: e7fe b.n 80002c4
+
+080002c6 :
+
+/**
+ * @brief This function handles Prefetch fault, memory access fault.
+ */
+void BusFault_Handler(void)
+{
+ 80002c6: b480 push {r7}
+ 80002c8: af00 add r7, sp, #0
+ /* USER CODE BEGIN BusFault_IRQn 0 */
+
+ /* USER CODE END BusFault_IRQn 0 */
+ while (1)
+ 80002ca: e7fe b.n 80002ca
+
+080002cc :
+
+/**
+ * @brief This function handles Undefined instruction or illegal state.
+ */
+void UsageFault_Handler(void)
+{
+ 80002cc: b480 push {r7}
+ 80002ce: af00 add r7, sp, #0
+ /* USER CODE BEGIN UsageFault_IRQn 0 */
+
+ /* USER CODE END UsageFault_IRQn 0 */
+ while (1)
+ 80002d0: e7fe b.n 80002d0
+
+080002d2 :
+
+/**
+ * @brief This function handles System service call via SWI instruction.
+ */
+void SVC_Handler(void)
+{
+ 80002d2: b480 push {r7}
+ 80002d4: af00 add r7, sp, #0
+
+ /* USER CODE END SVCall_IRQn 0 */
+ /* USER CODE BEGIN SVCall_IRQn 1 */
+
+ /* USER CODE END SVCall_IRQn 1 */
+}
+ 80002d6: bf00 nop
+ 80002d8: 46bd mov sp, r7
+ 80002da: bc80 pop {r7}
+ 80002dc: 4770 bx lr
+
+080002de :
+
+/**
+ * @brief This function handles Debug monitor.
+ */
+void DebugMon_Handler(void)
+{
+ 80002de: b480 push {r7}
+ 80002e0: af00 add r7, sp, #0
+
+ /* USER CODE END DebugMonitor_IRQn 0 */
+ /* USER CODE BEGIN DebugMonitor_IRQn 1 */
+
+ /* USER CODE END DebugMonitor_IRQn 1 */
+}
+ 80002e2: bf00 nop
+ 80002e4: 46bd mov sp, r7
+ 80002e6: bc80 pop {r7}
+ 80002e8: 4770 bx lr
+
+080002ea :
+
+/**
+ * @brief This function handles Pendable request for system service.
+ */
+void PendSV_Handler(void)
+{
+ 80002ea: b480 push {r7}
+ 80002ec: af00 add r7, sp, #0
+
+ /* USER CODE END PendSV_IRQn 0 */
+ /* USER CODE BEGIN PendSV_IRQn 1 */
+
+ /* USER CODE END PendSV_IRQn 1 */
+}
+ 80002ee: bf00 nop
+ 80002f0: 46bd mov sp, r7
+ 80002f2: bc80 pop {r7}
+ 80002f4: 4770 bx lr
+
+080002f6 :
+
+/**
+ * @brief This function handles System tick timer.
+ */
+void SysTick_Handler(void)
+{
+ 80002f6: b580 push {r7, lr}
+ 80002f8: af00 add r7, sp, #0
+ /* USER CODE BEGIN SysTick_IRQn 0 */
+
+ /* USER CODE END SysTick_IRQn 0 */
+ HAL_IncTick();
+ 80002fa: f000 f875 bl 80003e8
+ /* USER CODE BEGIN SysTick_IRQn 1 */
+
+ /* USER CODE END SysTick_IRQn 1 */
+}
+ 80002fe: bf00 nop
+ 8000300: bd80 pop {r7, pc}
+
+08000302 :
+ * @note This function should be used only after reset.
+ * @param None
+ * @retval None
+ */
+void SystemInit (void)
+{
+ 8000302: b480 push {r7}
+ 8000304: af00 add r7, sp, #0
+
+ /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+ SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+ 8000306: bf00 nop
+ 8000308: 46bd mov sp, r7
+ 800030a: bc80 pop {r7}
+ 800030c: 4770 bx lr
+ ...
+
+08000310 :
+ .weak Reset_Handler
+ .type Reset_Handler, %function
+Reset_Handler:
+
+/* Copy the data segment initializers from flash to SRAM */
+ ldr r0, =_sdata
+ 8000310: 480c ldr r0, [pc, #48] ; (8000344 )
+ ldr r1, =_edata
+ 8000312: 490d ldr r1, [pc, #52] ; (8000348 )
+ ldr r2, =_sidata
+ 8000314: 4a0d ldr r2, [pc, #52] ; (800034c )
+ movs r3, #0
+ 8000316: 2300 movs r3, #0
+ b LoopCopyDataInit
+ 8000318: e002 b.n 8000320
+
+0800031a :
+
+CopyDataInit:
+ ldr r4, [r2, r3]
+ 800031a: 58d4 ldr r4, [r2, r3]
+ str r4, [r0, r3]
+ 800031c: 50c4 str r4, [r0, r3]
+ adds r3, r3, #4
+ 800031e: 3304 adds r3, #4
+
+08000320 :
+
+LoopCopyDataInit:
+ adds r4, r0, r3
+ 8000320: 18c4 adds r4, r0, r3
+ cmp r4, r1
+ 8000322: 428c cmp r4, r1
+ bcc CopyDataInit
+ 8000324: d3f9 bcc.n 800031a
+
+/* Zero fill the bss segment. */
+ ldr r2, =_sbss
+ 8000326: 4a0a ldr r2, [pc, #40] ; (8000350 )
+ ldr r4, =_ebss
+ 8000328: 4c0a ldr r4, [pc, #40] ; (8000354 )
+ movs r3, #0
+ 800032a: 2300 movs r3, #0
+ b LoopFillZerobss
+ 800032c: e001 b.n 8000332
+
+0800032e :
+
+FillZerobss:
+ str r3, [r2]
+ 800032e: 6013 str r3, [r2, #0]
+ adds r2, r2, #4
+ 8000330: 3204 adds r2, #4
+
+08000332 :
+
+LoopFillZerobss:
+ cmp r2, r4
+ 8000332: 42a2 cmp r2, r4
+ bcc FillZerobss
+ 8000334: d3fb bcc.n 800032e
+
+/* Call the clock system intitialization function.*/
+ bl SystemInit
+ 8000336: f7ff ffe4 bl 8000302
+/* Call static constructors */
+ bl __libc_init_array
+ 800033a: f000 fd3d bl 8000db8 <__libc_init_array>
+/* Call the application's entry point.*/
+ bl main
+ 800033e: f7ff ff05 bl 800014c
+ bx lr
+ 8000342: 4770 bx lr
+ ldr r0, =_sdata
+ 8000344: 20000000 .word 0x20000000
+ ldr r1, =_edata
+ 8000348: 2000000c .word 0x2000000c
+ ldr r2, =_sidata
+ 800034c: 08000e50 .word 0x08000e50
+ ldr r2, =_sbss
+ 8000350: 2000000c .word 0x2000000c
+ ldr r4, =_ebss
+ 8000354: 2000002c .word 0x2000002c
+
+08000358 :
+ * @retval : None
+*/
+ .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+ b Infinite_Loop
+ 8000358: e7fe b.n 8000358
+ ...
+
+0800035c :
+ * need to ensure that the SysTick time base is always set to 1 millisecond
+ * to have correct HAL operation.
+ * @retval HAL status
+ */
+HAL_StatusTypeDef HAL_Init(void)
+{
+ 800035c: b580 push {r7, lr}
+ 800035e: af00 add r7, sp, #0
+ defined(STM32F102x6) || defined(STM32F102xB) || \
+ defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
+ defined(STM32F105xC) || defined(STM32F107xC)
+
+ /* Prefetch buffer is not available on value line devices */
+ __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
+ 8000360: 4b08 ldr r3, [pc, #32] ; (8000384 )
+ 8000362: 681b ldr r3, [r3, #0]
+ 8000364: 4a07 ldr r2, [pc, #28] ; (8000384 )
+ 8000366: f043 0310 orr.w r3, r3, #16
+ 800036a: 6013 str r3, [r2, #0]
+#endif
+#endif /* PREFETCH_ENABLE */
+
+ /* Set Interrupt Group Priority */
+ HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
+ 800036c: 2003 movs r0, #3
+ 800036e: f000 f907 bl 8000580
+
+ /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
+ HAL_InitTick(TICK_INT_PRIORITY);
+ 8000372: 200f movs r0, #15
+ 8000374: f000 f808 bl 8000388
+
+ /* Init the low level hardware */
+ HAL_MspInit();
+ 8000378: f7ff ff6a bl 8000250
+
+ /* Return function status */
+ return HAL_OK;
+ 800037c: 2300 movs r3, #0
+}
+ 800037e: 4618 mov r0, r3
+ 8000380: bd80 pop {r7, pc}
+ 8000382: bf00 nop
+ 8000384: 40022000 .word 0x40022000
+
+08000388 :
+ * implementation in user file.
+ * @param TickPriority Tick interrupt priority.
+ * @retval HAL status
+ */
+__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
+{
+ 8000388: b580 push {r7, lr}
+ 800038a: b082 sub sp, #8
+ 800038c: af00 add r7, sp, #0
+ 800038e: 6078 str r0, [r7, #4]
+ /* Configure the SysTick to have interrupt in 1ms time basis*/
+ if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
+ 8000390: 4b12 ldr r3, [pc, #72] ; (80003dc )
+ 8000392: 681a ldr r2, [r3, #0]
+ 8000394: 4b12 ldr r3, [pc, #72] ; (80003e0 )
+ 8000396: 781b ldrb r3, [r3, #0]
+ 8000398: 4619 mov r1, r3
+ 800039a: f44f 737a mov.w r3, #1000 ; 0x3e8
+ 800039e: fbb3 f3f1 udiv r3, r3, r1
+ 80003a2: fbb2 f3f3 udiv r3, r2, r3
+ 80003a6: 4618 mov r0, r3
+ 80003a8: f000 f911 bl 80005ce
+ 80003ac: 4603 mov r3, r0
+ 80003ae: 2b00 cmp r3, #0
+ 80003b0: d001 beq.n 80003b6
+ {
+ return HAL_ERROR;
+ 80003b2: 2301 movs r3, #1
+ 80003b4: e00e b.n 80003d4
+ }
+
+ /* Configure the SysTick IRQ priority */
+ if (TickPriority < (1UL << __NVIC_PRIO_BITS))
+ 80003b6: 687b ldr r3, [r7, #4]
+ 80003b8: 2b0f cmp r3, #15
+ 80003ba: d80a bhi.n 80003d2
+ {
+ HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
+ 80003bc: 2200 movs r2, #0
+ 80003be: 6879 ldr r1, [r7, #4]
+ 80003c0: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
+ 80003c4: f000 f8e7 bl 8000596
+ uwTickPrio = TickPriority;
+ 80003c8: 4a06 ldr r2, [pc, #24] ; (80003e4 )
+ 80003ca: 687b ldr r3, [r7, #4]
+ 80003cc: 6013 str r3, [r2, #0]
+ {
+ return HAL_ERROR;
+ }
+
+ /* Return function status */
+ return HAL_OK;
+ 80003ce: 2300 movs r3, #0
+ 80003d0: e000 b.n 80003d4
+ return HAL_ERROR;
+ 80003d2: 2301 movs r3, #1
+}
+ 80003d4: 4618 mov r0, r3
+ 80003d6: 3708 adds r7, #8
+ 80003d8: 46bd mov sp, r7
+ 80003da: bd80 pop {r7, pc}
+ 80003dc: 20000000 .word 0x20000000
+ 80003e0: 20000008 .word 0x20000008
+ 80003e4: 20000004 .word 0x20000004
+
+080003e8 :
+ * @note This function is declared as __weak to be overwritten in case of other
+ * implementations in user file.
+ * @retval None
+ */
+__weak void HAL_IncTick(void)
+{
+ 80003e8: b480 push {r7}
+ 80003ea: af00 add r7, sp, #0
+ uwTick += uwTickFreq;
+ 80003ec: 4b05 ldr r3, [pc, #20] ; (8000404 )
+ 80003ee: 781b ldrb r3, [r3, #0]
+ 80003f0: 461a mov r2, r3
+ 80003f2: 4b05 ldr r3, [pc, #20] ; (8000408 )
+ 80003f4: 681b ldr r3, [r3, #0]
+ 80003f6: 4413 add r3, r2
+ 80003f8: 4a03 ldr r2, [pc, #12] ; (8000408 )
+ 80003fa: 6013 str r3, [r2, #0]
+}
+ 80003fc: bf00 nop
+ 80003fe: 46bd mov sp, r7
+ 8000400: bc80 pop {r7}
+ 8000402: 4770 bx lr
+ 8000404: 20000008 .word 0x20000008
+ 8000408: 20000028 .word 0x20000028
+
+0800040c :
+ * @note This function is declared as __weak to be overwritten in case of other
+ * implementations in user file.
+ * @retval tick value
+ */
+__weak uint32_t HAL_GetTick(void)
+{
+ 800040c: b480 push {r7}
+ 800040e: af00 add r7, sp, #0
+ return uwTick;
+ 8000410: 4b02 ldr r3, [pc, #8] ; (800041c )
+ 8000412: 681b ldr r3, [r3, #0]
+}
+ 8000414: 4618 mov r0, r3
+ 8000416: 46bd mov sp, r7
+ 8000418: bc80 pop {r7}
+ 800041a: 4770 bx lr
+ 800041c: 20000028 .word 0x20000028
+
+08000420 <__NVIC_SetPriorityGrouping>:
+ In case of a conflict between priority grouping and available
+ priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+ \param [in] PriorityGroup Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+ 8000420: b480 push {r7}
+ 8000422: b085 sub sp, #20
+ 8000424: af00 add r7, sp, #0
+ 8000426: 6078 str r0, [r7, #4]
+ uint32_t reg_value;
+ uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
+ 8000428: 687b ldr r3, [r7, #4]
+ 800042a: f003 0307 and.w r3, r3, #7
+ 800042e: 60fb str r3, [r7, #12]
+
+ reg_value = SCB->AIRCR; /* read old register configuration */
+ 8000430: 4b0c ldr r3, [pc, #48] ; (8000464 <__NVIC_SetPriorityGrouping+0x44>)
+ 8000432: 68db ldr r3, [r3, #12]
+ 8000434: 60bb str r3, [r7, #8]
+ reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
+ 8000436: 68ba ldr r2, [r7, #8]
+ 8000438: f64f 03ff movw r3, #63743 ; 0xf8ff
+ 800043c: 4013 ands r3, r2
+ 800043e: 60bb str r3, [r7, #8]
+ reg_value = (reg_value |
+ ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+ (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */
+ 8000440: 68fb ldr r3, [r7, #12]
+ 8000442: 021a lsls r2, r3, #8
+ ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+ 8000444: 68bb ldr r3, [r7, #8]
+ 8000446: 4313 orrs r3, r2
+ reg_value = (reg_value |
+ 8000448: f043 63bf orr.w r3, r3, #100139008 ; 0x5f80000
+ 800044c: f443 3300 orr.w r3, r3, #131072 ; 0x20000
+ 8000450: 60bb str r3, [r7, #8]
+ SCB->AIRCR = reg_value;
+ 8000452: 4a04 ldr r2, [pc, #16] ; (8000464 <__NVIC_SetPriorityGrouping+0x44>)
+ 8000454: 68bb ldr r3, [r7, #8]
+ 8000456: 60d3 str r3, [r2, #12]
+}
+ 8000458: bf00 nop
+ 800045a: 3714 adds r7, #20
+ 800045c: 46bd mov sp, r7
+ 800045e: bc80 pop {r7}
+ 8000460: 4770 bx lr
+ 8000462: bf00 nop
+ 8000464: e000ed00 .word 0xe000ed00
+
+08000468 <__NVIC_GetPriorityGrouping>:
+ \brief Get Priority Grouping
+ \details Reads the priority grouping field from the NVIC Interrupt Controller.
+ \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+ 8000468: b480 push {r7}
+ 800046a: af00 add r7, sp, #0
+ return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+ 800046c: 4b04 ldr r3, [pc, #16] ; (8000480 <__NVIC_GetPriorityGrouping+0x18>)
+ 800046e: 68db ldr r3, [r3, #12]
+ 8000470: 0a1b lsrs r3, r3, #8
+ 8000472: f003 0307 and.w r3, r3, #7
+}
+ 8000476: 4618 mov r0, r3
+ 8000478: 46bd mov sp, r7
+ 800047a: bc80 pop {r7}
+ 800047c: 4770 bx lr
+ 800047e: bf00 nop
+ 8000480: e000ed00 .word 0xe000ed00
+
+08000484 <__NVIC_SetPriority>:
+ \param [in] IRQn Interrupt number.
+ \param [in] priority Priority to set.
+ \note The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+ 8000484: b480 push {r7}
+ 8000486: b083 sub sp, #12
+ 8000488: af00 add r7, sp, #0
+ 800048a: 4603 mov r3, r0
+ 800048c: 6039 str r1, [r7, #0]
+ 800048e: 71fb strb r3, [r7, #7]
+ if ((int32_t)(IRQn) >= 0)
+ 8000490: f997 3007 ldrsb.w r3, [r7, #7]
+ 8000494: 2b00 cmp r3, #0
+ 8000496: db0a blt.n 80004ae <__NVIC_SetPriority+0x2a>
+ {
+ NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+ 8000498: 683b ldr r3, [r7, #0]
+ 800049a: b2da uxtb r2, r3
+ 800049c: 490c ldr r1, [pc, #48] ; (80004d0 <__NVIC_SetPriority+0x4c>)
+ 800049e: f997 3007 ldrsb.w r3, [r7, #7]
+ 80004a2: 0112 lsls r2, r2, #4
+ 80004a4: b2d2 uxtb r2, r2
+ 80004a6: 440b add r3, r1
+ 80004a8: f883 2300 strb.w r2, [r3, #768] ; 0x300
+ }
+ else
+ {
+ SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+ }
+}
+ 80004ac: e00a b.n 80004c4 <__NVIC_SetPriority+0x40>
+ SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+ 80004ae: 683b ldr r3, [r7, #0]
+ 80004b0: b2da uxtb r2, r3
+ 80004b2: 4908 ldr r1, [pc, #32] ; (80004d4 <__NVIC_SetPriority+0x50>)
+ 80004b4: 79fb ldrb r3, [r7, #7]
+ 80004b6: f003 030f and.w r3, r3, #15
+ 80004ba: 3b04 subs r3, #4
+ 80004bc: 0112 lsls r2, r2, #4
+ 80004be: b2d2 uxtb r2, r2
+ 80004c0: 440b add r3, r1
+ 80004c2: 761a strb r2, [r3, #24]
+}
+ 80004c4: bf00 nop
+ 80004c6: 370c adds r7, #12
+ 80004c8: 46bd mov sp, r7
+ 80004ca: bc80 pop {r7}
+ 80004cc: 4770 bx lr
+ 80004ce: bf00 nop
+ 80004d0: e000e100 .word 0xe000e100
+ 80004d4: e000ed00 .word 0xe000ed00
+
+080004d8 :
+ \param [in] PreemptPriority Preemptive priority value (starting from 0).
+ \param [in] SubPriority Subpriority value (starting from 0).
+ \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+ 80004d8: b480 push {r7}
+ 80004da: b089 sub sp, #36 ; 0x24
+ 80004dc: af00 add r7, sp, #0
+ 80004de: 60f8 str r0, [r7, #12]
+ 80004e0: 60b9 str r1, [r7, #8]
+ 80004e2: 607a str r2, [r7, #4]
+ uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
+ 80004e4: 68fb ldr r3, [r7, #12]
+ 80004e6: f003 0307 and.w r3, r3, #7
+ 80004ea: 61fb str r3, [r7, #28]
+ uint32_t PreemptPriorityBits;
+ uint32_t SubPriorityBits;
+
+ PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+ 80004ec: 69fb ldr r3, [r7, #28]
+ 80004ee: f1c3 0307 rsb r3, r3, #7
+ 80004f2: 2b04 cmp r3, #4
+ 80004f4: bf28 it cs
+ 80004f6: 2304 movcs r3, #4
+ 80004f8: 61bb str r3, [r7, #24]
+ SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+ 80004fa: 69fb ldr r3, [r7, #28]
+ 80004fc: 3304 adds r3, #4
+ 80004fe: 2b06 cmp r3, #6
+ 8000500: d902 bls.n 8000508
+ 8000502: 69fb ldr r3, [r7, #28]
+ 8000504: 3b03 subs r3, #3
+ 8000506: e000 b.n 800050a
+ 8000508: 2300 movs r3, #0
+ 800050a: 617b str r3, [r7, #20]
+
+ return (
+ ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+ 800050c: f04f 32ff mov.w r2, #4294967295 ; 0xffffffff
+ 8000510: 69bb ldr r3, [r7, #24]
+ 8000512: fa02 f303 lsl.w r3, r2, r3
+ 8000516: 43da mvns r2, r3
+ 8000518: 68bb ldr r3, [r7, #8]
+ 800051a: 401a ands r2, r3
+ 800051c: 697b ldr r3, [r7, #20]
+ 800051e: 409a lsls r2, r3
+ ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
+ 8000520: f04f 31ff mov.w r1, #4294967295 ; 0xffffffff
+ 8000524: 697b ldr r3, [r7, #20]
+ 8000526: fa01 f303 lsl.w r3, r1, r3
+ 800052a: 43d9 mvns r1, r3
+ 800052c: 687b ldr r3, [r7, #4]
+ 800052e: 400b ands r3, r1
+ ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+ 8000530: 4313 orrs r3, r2
+ );
+}
+ 8000532: 4618 mov r0, r3
+ 8000534: 3724 adds r7, #36 ; 0x24
+ 8000536: 46bd mov sp, r7
+ 8000538: bc80 pop {r7}
+ 800053a: 4770 bx lr
+
+0800053c :
+ \note When the variable __Vendor_SysTickConfig is set to 1, then the
+ function SysTick_Config is not included. In this case, the file device .h
+ must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+ 800053c: b580 push {r7, lr}
+ 800053e: b082 sub sp, #8
+ 8000540: af00 add r7, sp, #0
+ 8000542: 6078 str r0, [r7, #4]
+ if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+ 8000544: 687b ldr r3, [r7, #4]
+ 8000546: 3b01 subs r3, #1
+ 8000548: f1b3 7f80 cmp.w r3, #16777216 ; 0x1000000
+ 800054c: d301 bcc.n 8000552
+ {
+ return (1UL); /* Reload value impossible */
+ 800054e: 2301 movs r3, #1
+ 8000550: e00f b.n 8000572
+ }
+
+ SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
+ 8000552: 4a0a ldr r2, [pc, #40] ; (800057c )
+ 8000554: 687b ldr r3, [r7, #4]
+ 8000556: 3b01 subs r3, #1
+ 8000558: 6053 str r3, [r2, #4]
+ NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+ 800055a: 210f movs r1, #15
+ 800055c: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
+ 8000560: f7ff ff90 bl 8000484 <__NVIC_SetPriority>
+ SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
+ 8000564: 4b05 ldr r3, [pc, #20] ; (800057c )
+ 8000566: 2200 movs r2, #0
+ 8000568: 609a str r2, [r3, #8]
+ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
+ 800056a: 4b04 ldr r3, [pc, #16] ; (800057c )
+ 800056c: 2207 movs r2, #7
+ 800056e: 601a str r2, [r3, #0]
+ SysTick_CTRL_TICKINT_Msk |
+ SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
+ return (0UL); /* Function successful */
+ 8000570: 2300 movs r3, #0
+}
+ 8000572: 4618 mov r0, r3
+ 8000574: 3708 adds r7, #8
+ 8000576: 46bd mov sp, r7
+ 8000578: bd80 pop {r7, pc}
+ 800057a: bf00 nop
+ 800057c: e000e010 .word 0xe000e010
+
+08000580 :
+ * @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
+ * The pending IRQ priority will be managed only by the subpriority.
+ * @retval None
+ */
+void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+ 8000580: b580 push {r7, lr}
+ 8000582: b082 sub sp, #8
+ 8000584: af00 add r7, sp, #0
+ 8000586: 6078 str r0, [r7, #4]
+ /* Check the parameters */
+ assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
+
+ /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
+ NVIC_SetPriorityGrouping(PriorityGroup);
+ 8000588: 6878 ldr r0, [r7, #4]
+ 800058a: f7ff ff49 bl 8000420 <__NVIC_SetPriorityGrouping>
+}
+ 800058e: bf00 nop
+ 8000590: 3708 adds r7, #8
+ 8000592: 46bd mov sp, r7
+ 8000594: bd80 pop {r7, pc}
+
+08000596 :
+ * This parameter can be a value between 0 and 15
+ * A lower priority value indicates a higher priority.
+ * @retval None
+ */
+void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+ 8000596: b580 push {r7, lr}
+ 8000598: b086 sub sp, #24
+ 800059a: af00 add r7, sp, #0
+ 800059c: 4603 mov r3, r0
+ 800059e: 60b9 str r1, [r7, #8]
+ 80005a0: 607a str r2, [r7, #4]
+ 80005a2: 73fb strb r3, [r7, #15]
+ uint32_t prioritygroup = 0x00U;
+ 80005a4: 2300 movs r3, #0
+ 80005a6: 617b str r3, [r7, #20]
+
+ /* Check the parameters */
+ assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
+ assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
+
+ prioritygroup = NVIC_GetPriorityGrouping();
+ 80005a8: f7ff ff5e bl 8000468 <__NVIC_GetPriorityGrouping>
+ 80005ac: 6178 str r0, [r7, #20]
+
+ NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
+ 80005ae: 687a ldr r2, [r7, #4]
+ 80005b0: 68b9 ldr r1, [r7, #8]
+ 80005b2: 6978 ldr r0, [r7, #20]
+ 80005b4: f7ff ff90 bl 80004d8
+ 80005b8: 4602 mov r2, r0
+ 80005ba: f997 300f ldrsb.w r3, [r7, #15]
+ 80005be: 4611 mov r1, r2
+ 80005c0: 4618 mov r0, r3
+ 80005c2: f7ff ff5f bl 8000484 <__NVIC_SetPriority>
+}
+ 80005c6: bf00 nop
+ 80005c8: 3718 adds r7, #24
+ 80005ca: 46bd mov sp, r7
+ 80005cc: bd80 pop {r7, pc}
+
+080005ce :
+ * @param TicksNumb: Specifies the ticks Number of ticks between two interrupts.
+ * @retval status: - 0 Function succeeded.
+ * - 1 Function failed.
+ */
+uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
+{
+ 80005ce: b580 push {r7, lr}
+ 80005d0: b082 sub sp, #8
+ 80005d2: af00 add r7, sp, #0
+ 80005d4: 6078 str r0, [r7, #4]
+ return SysTick_Config(TicksNumb);
+ 80005d6: 6878 ldr r0, [r7, #4]
+ 80005d8: f7ff ffb0 bl 800053c
+ 80005dc: 4603 mov r3, r0
+}
+ 80005de: 4618 mov r0, r3
+ 80005e0: 3708 adds r7, #8
+ 80005e2: 46bd mov sp, r7
+ 80005e4: bd80 pop {r7, pc}
+ ...
+
+080005e8 :
+ * supported by this macro. User should request a transition to HSE Off
+ * first and then HSE On or HSE Bypass.
+ * @retval HAL status
+ */
+HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
+{
+ 80005e8: b580 push {r7, lr}
+ 80005ea: b086 sub sp, #24
+ 80005ec: af00 add r7, sp, #0
+ 80005ee: 6078 str r0, [r7, #4]
+ uint32_t tickstart;
+ uint32_t pll_config;
+
+ /* Check Null pointer */
+ if (RCC_OscInitStruct == NULL)
+ 80005f0: 687b ldr r3, [r7, #4]
+ 80005f2: 2b00 cmp r3, #0
+ 80005f4: d101 bne.n 80005fa
+ {
+ return HAL_ERROR;
+ 80005f6: 2301 movs r3, #1
+ 80005f8: e26c b.n 8000ad4
+
+ /* Check the parameters */
+ assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
+
+ /*------------------------------- HSE Configuration ------------------------*/
+ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
+ 80005fa: 687b ldr r3, [r7, #4]
+ 80005fc: 681b ldr r3, [r3, #0]
+ 80005fe: f003 0301 and.w r3, r3, #1
+ 8000602: 2b00 cmp r3, #0
+ 8000604: f000 8087 beq.w 8000716
+ {
+ /* Check the parameters */
+ assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
+
+ /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
+ if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
+ 8000608: 4b92 ldr r3, [pc, #584] ; (8000854 )
+ 800060a: 685b ldr r3, [r3, #4]
+ 800060c: f003 030c and.w r3, r3, #12
+ 8000610: 2b04 cmp r3, #4
+ 8000612: d00c beq.n 800062e
+ || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
+ 8000614: 4b8f ldr r3, [pc, #572] ; (8000854 )
+ 8000616: 685b ldr r3, [r3, #4]
+ 8000618: f003 030c and.w r3, r3, #12
+ 800061c: 2b08 cmp r3, #8
+ 800061e: d112 bne.n 8000646
+ 8000620: 4b8c ldr r3, [pc, #560] ; (8000854 )
+ 8000622: 685b ldr r3, [r3, #4]
+ 8000624: f403 3380 and.w r3, r3, #65536 ; 0x10000
+ 8000628: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
+ 800062c: d10b bne.n 8000646
+ {
+ if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
+ 800062e: 4b89 ldr r3, [pc, #548] ; (8000854 )
+ 8000630: 681b ldr r3, [r3, #0]
+ 8000632: f403 3300 and.w r3, r3, #131072 ; 0x20000
+ 8000636: 2b00 cmp r3, #0
+ 8000638: d06c beq.n 8000714
+ 800063a: 687b ldr r3, [r7, #4]
+ 800063c: 685b ldr r3, [r3, #4]
+ 800063e: 2b00 cmp r3, #0
+ 8000640: d168 bne.n 8000714
+ {
+ return HAL_ERROR;
+ 8000642: 2301 movs r3, #1
+ 8000644: e246 b.n 8000ad4
+ }
+ }
+ else
+ {
+ /* Set the new HSE configuration ---------------------------------------*/
+ __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
+ 8000646: 687b ldr r3, [r7, #4]
+ 8000648: 685b ldr r3, [r3, #4]
+ 800064a: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
+ 800064e: d106 bne.n 800065e
+ 8000650: 4b80 ldr r3, [pc, #512] ; (8000854 )
+ 8000652: 681b ldr r3, [r3, #0]
+ 8000654: 4a7f ldr r2, [pc, #508] ; (8000854 )
+ 8000656: f443 3380 orr.w r3, r3, #65536 ; 0x10000
+ 800065a: 6013 str r3, [r2, #0]
+ 800065c: e02e b.n 80006bc
+ 800065e: 687b ldr r3, [r7, #4]
+ 8000660: 685b ldr r3, [r3, #4]
+ 8000662: 2b00 cmp r3, #0
+ 8000664: d10c bne.n 8000680
+ 8000666: 4b7b ldr r3, [pc, #492] ; (8000854 )
+ 8000668: 681b ldr r3, [r3, #0]
+ 800066a: 4a7a ldr r2, [pc, #488] ; (8000854 )
+ 800066c: f423 3380 bic.w r3, r3, #65536 ; 0x10000
+ 8000670: 6013 str r3, [r2, #0]
+ 8000672: 4b78 ldr r3, [pc, #480] ; (8000854 )
+ 8000674: 681b ldr r3, [r3, #0]
+ 8000676: 4a77 ldr r2, [pc, #476] ; (8000854 )
+ 8000678: f423 2380 bic.w r3, r3, #262144 ; 0x40000
+ 800067c: 6013 str r3, [r2, #0]
+ 800067e: e01d b.n 80006bc
+ 8000680: 687b ldr r3, [r7, #4]
+ 8000682: 685b ldr r3, [r3, #4]
+ 8000684: f5b3 2fa0 cmp.w r3, #327680 ; 0x50000
+ 8000688: d10c bne.n 80006a4
+ 800068a: 4b72 ldr r3, [pc, #456] ; (8000854 )
+ 800068c: 681b ldr r3, [r3, #0]
+ 800068e: 4a71 ldr r2, [pc, #452] ; (8000854 )
+ 8000690: f443 2380 orr.w r3, r3, #262144 ; 0x40000
+ 8000694: 6013 str r3, [r2, #0]
+ 8000696: 4b6f ldr r3, [pc, #444] ; (8000854 )
+ 8000698: 681b ldr r3, [r3, #0]
+ 800069a: 4a6e ldr r2, [pc, #440] ; (8000854 )
+ 800069c: f443 3380 orr.w r3, r3, #65536 ; 0x10000
+ 80006a0: 6013 str r3, [r2, #0]
+ 80006a2: e00b b.n 80006bc
+ 80006a4: 4b6b ldr r3, [pc, #428] ; (8000854 )
+ 80006a6: 681b ldr r3, [r3, #0]
+ 80006a8: 4a6a ldr r2, [pc, #424] ; (8000854 )
+ 80006aa: f423 3380 bic.w r3, r3, #65536 ; 0x10000
+ 80006ae: 6013 str r3, [r2, #0]
+ 80006b0: 4b68 ldr r3, [pc, #416] ; (8000854 )
+ 80006b2: 681b ldr r3, [r3, #0]
+ 80006b4: 4a67 ldr r2, [pc, #412] ; (8000854 )
+ 80006b6: f423 2380 bic.w r3, r3, #262144 ; 0x40000
+ 80006ba: 6013 str r3, [r2, #0]
+
+
+ /* Check the HSE State */
+ if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
+ 80006bc: 687b ldr r3, [r7, #4]
+ 80006be: 685b ldr r3, [r3, #4]
+ 80006c0: 2b00 cmp r3, #0
+ 80006c2: d013 beq.n 80006ec
+ {
+ /* Get Start Tick */
+ tickstart = HAL_GetTick();
+ 80006c4: f7ff fea2 bl 800040c
+ 80006c8: 6138 str r0, [r7, #16]
+
+ /* Wait till HSE is ready */
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
+ 80006ca: e008 b.n 80006de
+ {
+ if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+ 80006cc: f7ff fe9e bl 800040c
+ 80006d0: 4602 mov r2, r0
+ 80006d2: 693b ldr r3, [r7, #16]
+ 80006d4: 1ad3 subs r3, r2, r3
+ 80006d6: 2b64 cmp r3, #100 ; 0x64
+ 80006d8: d901 bls.n 80006de
+ {
+ return HAL_TIMEOUT;
+ 80006da: 2303 movs r3, #3
+ 80006dc: e1fa b.n 8000ad4
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
+ 80006de: 4b5d ldr r3, [pc, #372] ; (8000854 )
+ 80006e0: 681b ldr r3, [r3, #0]
+ 80006e2: f403 3300 and.w r3, r3, #131072 ; 0x20000
+ 80006e6: 2b00 cmp r3, #0
+ 80006e8: d0f0 beq.n 80006cc
+ 80006ea: e014 b.n 8000716
+ }
+ }
+ else
+ {
+ /* Get Start Tick */
+ tickstart = HAL_GetTick();
+ 80006ec: f7ff fe8e bl 800040c
+ 80006f0: 6138 str r0, [r7, #16]
+
+ /* Wait till HSE is disabled */
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
+ 80006f2: e008 b.n 8000706
+ {
+ if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+ 80006f4: f7ff fe8a bl 800040c
+ 80006f8: 4602 mov r2, r0
+ 80006fa: 693b ldr r3, [r7, #16]
+ 80006fc: 1ad3 subs r3, r2, r3
+ 80006fe: 2b64 cmp r3, #100 ; 0x64
+ 8000700: d901 bls.n 8000706
+ {
+ return HAL_TIMEOUT;
+ 8000702: 2303 movs r3, #3
+ 8000704: e1e6 b.n 8000ad4
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
+ 8000706: 4b53 ldr r3, [pc, #332] ; (8000854 )
+ 8000708: 681b ldr r3, [r3, #0]
+ 800070a: f403 3300 and.w r3, r3, #131072 ; 0x20000
+ 800070e: 2b00 cmp r3, #0
+ 8000710: d1f0 bne.n 80006f4
+ 8000712: e000 b.n 8000716
+ if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
+ 8000714: bf00 nop
+ }
+ }
+ }
+ }
+ /*----------------------------- HSI Configuration --------------------------*/
+ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
+ 8000716: 687b ldr r3, [r7, #4]
+ 8000718: 681b ldr r3, [r3, #0]
+ 800071a: f003 0302 and.w r3, r3, #2
+ 800071e: 2b00 cmp r3, #0
+ 8000720: d063 beq.n 80007ea
+ /* Check the parameters */
+ assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
+ assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
+
+ /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
+ if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
+ 8000722: 4b4c ldr r3, [pc, #304] ; (8000854 )
+ 8000724: 685b ldr r3, [r3, #4]
+ 8000726: f003 030c and.w r3, r3, #12
+ 800072a: 2b00 cmp r3, #0
+ 800072c: d00b beq.n 8000746
+ || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
+ 800072e: 4b49 ldr r3, [pc, #292] ; (8000854 )
+ 8000730: 685b ldr r3, [r3, #4]
+ 8000732: f003 030c and.w r3, r3, #12
+ 8000736: 2b08 cmp r3, #8
+ 8000738: d11c bne.n 8000774
+ 800073a: 4b46 ldr r3, [pc, #280] ; (8000854 )
+ 800073c: 685b ldr r3, [r3, #4]
+ 800073e: f403 3380 and.w r3, r3, #65536 ; 0x10000
+ 8000742: 2b00 cmp r3, #0
+ 8000744: d116 bne.n 8000774
+ {
+ /* When HSI is used as system clock it will not disabled */
+ if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
+ 8000746: 4b43 ldr r3, [pc, #268] ; (8000854 )
+ 8000748: 681b ldr r3, [r3, #0]
+ 800074a: f003 0302 and.w r3, r3, #2
+ 800074e: 2b00 cmp r3, #0
+ 8000750: d005 beq.n 800075e
+ 8000752: 687b ldr r3, [r7, #4]
+ 8000754: 691b ldr r3, [r3, #16]
+ 8000756: 2b01 cmp r3, #1
+ 8000758: d001 beq.n 800075e
+ {
+ return HAL_ERROR;
+ 800075a: 2301 movs r3, #1
+ 800075c: e1ba b.n 8000ad4
+ }
+ /* Otherwise, just the calibration is allowed */
+ else
+ {
+ /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
+ __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+ 800075e: 4b3d ldr r3, [pc, #244] ; (8000854 )
+ 8000760: 681b ldr r3, [r3, #0]
+ 8000762: f023 02f8 bic.w r2, r3, #248 ; 0xf8
+ 8000766: 687b ldr r3, [r7, #4]
+ 8000768: 695b ldr r3, [r3, #20]
+ 800076a: 00db lsls r3, r3, #3
+ 800076c: 4939 ldr r1, [pc, #228] ; (8000854 )
+ 800076e: 4313 orrs r3, r2
+ 8000770: 600b str r3, [r1, #0]
+ if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
+ 8000772: e03a b.n 80007ea
+ }
+ }
+ else
+ {
+ /* Check the HSI State */
+ if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
+ 8000774: 687b ldr r3, [r7, #4]
+ 8000776: 691b ldr r3, [r3, #16]
+ 8000778: 2b00 cmp r3, #0
+ 800077a: d020 beq.n 80007be
+ {
+ /* Enable the Internal High Speed oscillator (HSI). */
+ __HAL_RCC_HSI_ENABLE();
+ 800077c: 4b36 ldr r3, [pc, #216] ; (8000858 )
+ 800077e: 2201 movs r2, #1
+ 8000780: 601a str r2, [r3, #0]
+
+ /* Get Start Tick */
+ tickstart = HAL_GetTick();
+ 8000782: f7ff fe43 bl 800040c
+ 8000786: 6138 str r0, [r7, #16]
+
+ /* Wait till HSI is ready */
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
+ 8000788: e008 b.n 800079c
+ {
+ if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+ 800078a: f7ff fe3f bl 800040c
+ 800078e: 4602 mov r2, r0
+ 8000790: 693b ldr r3, [r7, #16]
+ 8000792: 1ad3 subs r3, r2, r3
+ 8000794: 2b02 cmp r3, #2
+ 8000796: d901 bls.n 800079c
+ {
+ return HAL_TIMEOUT;
+ 8000798: 2303 movs r3, #3
+ 800079a: e19b b.n 8000ad4
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
+ 800079c: 4b2d ldr r3, [pc, #180] ; (8000854 )
+ 800079e: 681b ldr r3, [r3, #0]
+ 80007a0: f003 0302 and.w r3, r3, #2
+ 80007a4: 2b00 cmp r3, #0
+ 80007a6: d0f0 beq.n 800078a
+ }
+ }
+
+ /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
+ __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+ 80007a8: 4b2a ldr r3, [pc, #168] ; (8000854 )
+ 80007aa: 681b ldr r3, [r3, #0]
+ 80007ac: f023 02f8 bic.w r2, r3, #248 ; 0xf8
+ 80007b0: 687b ldr r3, [r7, #4]
+ 80007b2: 695b ldr r3, [r3, #20]
+ 80007b4: 00db lsls r3, r3, #3
+ 80007b6: 4927 ldr r1, [pc, #156] ; (8000854 )
+ 80007b8: 4313 orrs r3, r2
+ 80007ba: 600b str r3, [r1, #0]
+ 80007bc: e015 b.n 80007ea
+ }
+ else
+ {
+ /* Disable the Internal High Speed oscillator (HSI). */
+ __HAL_RCC_HSI_DISABLE();
+ 80007be: 4b26 ldr r3, [pc, #152] ; (8000858 )
+ 80007c0: 2200 movs r2, #0
+ 80007c2: 601a str r2, [r3, #0]
+
+ /* Get Start Tick */
+ tickstart = HAL_GetTick();
+ 80007c4: f7ff fe22 bl 800040c
+ 80007c8: 6138 str r0, [r7, #16]
+
+ /* Wait till HSI is disabled */
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
+ 80007ca: e008 b.n 80007de
+ {
+ if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+ 80007cc: f7ff fe1e bl 800040c
+ 80007d0: 4602 mov r2, r0
+ 80007d2: 693b ldr r3, [r7, #16]
+ 80007d4: 1ad3 subs r3, r2, r3
+ 80007d6: 2b02 cmp r3, #2
+ 80007d8: d901 bls.n 80007de
+ {
+ return HAL_TIMEOUT;
+ 80007da: 2303 movs r3, #3
+ 80007dc: e17a b.n 8000ad4
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
+ 80007de: 4b1d ldr r3, [pc, #116] ; (8000854 )
+ 80007e0: 681b ldr r3, [r3, #0]
+ 80007e2: f003 0302 and.w r3, r3, #2
+ 80007e6: 2b00 cmp r3, #0
+ 80007e8: d1f0 bne.n 80007cc
+ }
+ }
+ }
+ }
+ /*------------------------------ LSI Configuration -------------------------*/
+ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
+ 80007ea: 687b ldr r3, [r7, #4]
+ 80007ec: 681b ldr r3, [r3, #0]
+ 80007ee: f003 0308 and.w r3, r3, #8
+ 80007f2: 2b00 cmp r3, #0
+ 80007f4: d03a beq.n 800086c
+ {
+ /* Check the parameters */
+ assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
+
+ /* Check the LSI State */
+ if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
+ 80007f6: 687b ldr r3, [r7, #4]
+ 80007f8: 699b ldr r3, [r3, #24]
+ 80007fa: 2b00 cmp r3, #0
+ 80007fc: d019 beq.n 8000832
+ {
+ /* Enable the Internal Low Speed oscillator (LSI). */
+ __HAL_RCC_LSI_ENABLE();
+ 80007fe: 4b17 ldr r3, [pc, #92] ; (800085c )
+ 8000800: 2201 movs r2, #1
+ 8000802: 601a str r2, [r3, #0]
+
+ /* Get Start Tick */
+ tickstart = HAL_GetTick();
+ 8000804: f7ff fe02 bl 800040c
+ 8000808: 6138 str r0, [r7, #16]
+
+ /* Wait till LSI is ready */
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
+ 800080a: e008 b.n 800081e
+ {
+ if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+ 800080c: f7ff fdfe bl 800040c
+ 8000810: 4602 mov r2, r0
+ 8000812: 693b ldr r3, [r7, #16]
+ 8000814: 1ad3 subs r3, r2, r3
+ 8000816: 2b02 cmp r3, #2
+ 8000818: d901 bls.n 800081e
+ {
+ return HAL_TIMEOUT;
+ 800081a: 2303 movs r3, #3
+ 800081c: e15a b.n 8000ad4
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
+ 800081e: 4b0d ldr r3, [pc, #52] ; (8000854 )
+ 8000820: 6a5b ldr r3, [r3, #36] ; 0x24
+ 8000822: f003 0302 and.w r3, r3, #2
+ 8000826: 2b00 cmp r3, #0
+ 8000828: d0f0 beq.n 800080c
+ }
+ }
+ /* To have a fully stabilized clock in the specified range, a software delay of 1ms
+ should be added.*/
+ RCC_Delay(1);
+ 800082a: 2001 movs r0, #1
+ 800082c: f000 faa6 bl 8000d7c
+ 8000830: e01c b.n 800086c
+ }
+ else
+ {
+ /* Disable the Internal Low Speed oscillator (LSI). */
+ __HAL_RCC_LSI_DISABLE();
+ 8000832: 4b0a ldr r3, [pc, #40] ; (800085c )
+ 8000834: 2200 movs r2, #0
+ 8000836: 601a str r2, [r3, #0]
+
+ /* Get Start Tick */
+ tickstart = HAL_GetTick();
+ 8000838: f7ff fde8 bl 800040c
+ 800083c: 6138 str r0, [r7, #16]
+
+ /* Wait till LSI is disabled */
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
+ 800083e: e00f b.n 8000860
+ {
+ if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+ 8000840: f7ff fde4 bl 800040c
+ 8000844: 4602 mov r2, r0
+ 8000846: 693b ldr r3, [r7, #16]
+ 8000848: 1ad3 subs r3, r2, r3
+ 800084a: 2b02 cmp r3, #2
+ 800084c: d908 bls.n 8000860
+ {
+ return HAL_TIMEOUT;
+ 800084e: 2303 movs r3, #3
+ 8000850: e140 b.n 8000ad4
+ 8000852: bf00 nop
+ 8000854: 40021000 .word 0x40021000
+ 8000858: 42420000 .word 0x42420000
+ 800085c: 42420480 .word 0x42420480
+ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
+ 8000860: 4b9e ldr r3, [pc, #632] ; (8000adc )
+ 8000862: 6a5b ldr r3, [r3, #36] ; 0x24
+ 8000864: f003 0302 and.w r3, r3, #2
+ 8000868: 2b00 cmp r3, #0
+ 800086a: d1e9 bne.n 8000840
+ }
+ }
+ }
+ }
+ /*------------------------------ LSE Configuration -------------------------*/
+ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
+ 800086c: 687b ldr r3, [r7, #4]
+ 800086e: 681b ldr r3, [r3, #0]
+ 8000870: f003 0304 and.w r3, r3, #4
+ 8000874: 2b00 cmp r3, #0
+ 8000876: f000 80a6 beq.w 80009c6
+ {
+ FlagStatus pwrclkchanged = RESET;
+ 800087a: 2300 movs r3, #0
+ 800087c: 75fb strb r3, [r7, #23]
+ /* Check the parameters */
+ assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
+
+ /* Update LSE configuration in Backup Domain control register */
+ /* Requires to enable write access to Backup Domain of necessary */
+ if (__HAL_RCC_PWR_IS_CLK_DISABLED())
+ 800087e: 4b97 ldr r3, [pc, #604] ; (8000adc )
+ 8000880: 69db ldr r3, [r3, #28]
+ 8000882: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
+ 8000886: 2b00 cmp r3, #0
+ 8000888: d10d bne.n 80008a6
+ {
+ __HAL_RCC_PWR_CLK_ENABLE();
+ 800088a: 4b94 ldr r3, [pc, #592] ; (8000adc )
+ 800088c: 69db ldr r3, [r3, #28]
+ 800088e: 4a93 ldr r2, [pc, #588] ; (8000adc )
+ 8000890: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000
+ 8000894: 61d3 str r3, [r2, #28]
+ 8000896: 4b91 ldr r3, [pc, #580] ; (8000adc )
+ 8000898: 69db ldr r3, [r3, #28]
+ 800089a: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
+ 800089e: 60bb str r3, [r7, #8]
+ 80008a0: 68bb ldr r3, [r7, #8]
+ pwrclkchanged = SET;
+ 80008a2: 2301 movs r3, #1
+ 80008a4: 75fb strb r3, [r7, #23]
+ }
+
+ if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
+ 80008a6: 4b8e ldr r3, [pc, #568] ; (8000ae0 )
+ 80008a8: 681b ldr r3, [r3, #0]
+ 80008aa: f403 7380 and.w r3, r3, #256 ; 0x100
+ 80008ae: 2b00 cmp r3, #0
+ 80008b0: d118 bne.n 80008e4
+ {
+ /* Enable write access to Backup domain */
+ SET_BIT(PWR->CR, PWR_CR_DBP);
+ 80008b2: 4b8b ldr r3, [pc, #556] ; (8000ae0 )
+ 80008b4: 681b ldr r3, [r3, #0]
+ 80008b6: 4a8a ldr r2, [pc, #552] ; (8000ae0 )
+ 80008b8: f443 7380 orr.w r3, r3, #256 ; 0x100
+ 80008bc: 6013 str r3, [r2, #0]
+
+ /* Wait for Backup domain Write protection disable */
+ tickstart = HAL_GetTick();
+ 80008be: f7ff fda5 bl 800040c
+ 80008c2: 6138 str r0, [r7, #16]
+
+ while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
+ 80008c4: e008 b.n 80008d8
+ {
+ if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+ 80008c6: f7ff fda1 bl 800040c
+ 80008ca: 4602 mov r2, r0
+ 80008cc: 693b ldr r3, [r7, #16]
+ 80008ce: 1ad3 subs r3, r2, r3
+ 80008d0: 2b64 cmp r3, #100 ; 0x64
+ 80008d2: d901 bls.n 80008d8
+ {
+ return HAL_TIMEOUT;
+ 80008d4: 2303 movs r3, #3
+ 80008d6: e0fd b.n 8000ad4
+ while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
+ 80008d8: 4b81 ldr r3, [pc, #516] ; (8000ae0 )
+ 80008da: 681b ldr r3, [r3, #0]
+ 80008dc: f403 7380 and.w r3, r3, #256 ; 0x100
+ 80008e0: 2b00 cmp r3, #0
+ 80008e2: d0f0 beq.n 80008c6
+ }
+ }
+ }
+
+ /* Set the new LSE configuration -----------------------------------------*/
+ __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
+ 80008e4: 687b ldr r3, [r7, #4]
+ 80008e6: 68db ldr r3, [r3, #12]
+ 80008e8: 2b01 cmp r3, #1
+ 80008ea: d106 bne.n 80008fa
+ 80008ec: 4b7b ldr r3, [pc, #492] ; (8000adc )
+ 80008ee: 6a1b ldr r3, [r3, #32]
+ 80008f0: 4a7a ldr r2, [pc, #488] ; (8000adc )
+ 80008f2: f043 0301 orr.w r3, r3, #1
+ 80008f6: 6213 str r3, [r2, #32]
+ 80008f8: e02d b.n 8000956
+ 80008fa: 687b ldr r3, [r7, #4]
+ 80008fc: 68db ldr r3, [r3, #12]
+ 80008fe: 2b00 cmp r3, #0
+ 8000900: d10c bne.n 800091c
+ 8000902: 4b76 ldr r3, [pc, #472] ; (8000adc )
+ 8000904: 6a1b ldr r3, [r3, #32]
+ 8000906: 4a75 ldr r2, [pc, #468] ; (8000adc )
+ 8000908: f023 0301 bic.w r3, r3, #1
+ 800090c: 6213 str r3, [r2, #32]
+ 800090e: 4b73 ldr r3, [pc, #460] ; (8000adc )
+ 8000910: 6a1b ldr r3, [r3, #32]
+ 8000912: 4a72 ldr r2, [pc, #456] ; (8000adc )
+ 8000914: f023 0304 bic.w r3, r3, #4
+ 8000918: 6213 str r3, [r2, #32]
+ 800091a: e01c b.n 8000956
+ 800091c: 687b ldr r3, [r7, #4]
+ 800091e: 68db ldr r3, [r3, #12]
+ 8000920: 2b05 cmp r3, #5
+ 8000922: d10c bne.n 800093e
+ 8000924: 4b6d ldr r3, [pc, #436] ; (8000adc )
+ 8000926: 6a1b ldr r3, [r3, #32]
+ 8000928: 4a6c ldr r2, [pc, #432] ; (8000adc