11509 lines
431 KiB
Plaintext
11509 lines
431 KiB
Plaintext
|
||
m3s.elf: file format elf32-littlearm
|
||
|
||
Sections:
|
||
Idx Name Size VMA LMA File off Algn
|
||
0 .isr_vector 000001e4 08000000 08000000 00010000 2**0
|
||
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
||
1 .text 00005690 080001e8 080001e8 000101e8 2**3
|
||
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
||
2 .rodata 00000e84 08005878 08005878 00015878 2**3
|
||
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
||
3 .ARM.extab 00000000 080066fc 080066fc 000201dc 2**0
|
||
CONTENTS
|
||
4 .ARM 00000000 080066fc 080066fc 000201dc 2**0
|
||
CONTENTS
|
||
5 .preinit_array 00000000 080066fc 080066fc 000201dc 2**0
|
||
CONTENTS, ALLOC, LOAD, DATA
|
||
6 .init_array 00000004 080066fc 080066fc 000166fc 2**2
|
||
CONTENTS, ALLOC, LOAD, DATA
|
||
7 .fini_array 00000004 08006700 08006700 00016700 2**2
|
||
CONTENTS, ALLOC, LOAD, DATA
|
||
8 .data 000001dc 20000000 08006704 00020000 2**2
|
||
CONTENTS, ALLOC, LOAD, DATA
|
||
9 .bss 00000094 200001dc 080068e0 000201dc 2**2
|
||
ALLOC
|
||
10 ._user_heap_stack 00000600 20000270 080068e0 00020270 2**0
|
||
ALLOC
|
||
11 .ARM.attributes 00000029 00000000 00000000 000201dc 2**0
|
||
CONTENTS, READONLY
|
||
12 .debug_info 000081fa 00000000 00000000 00020205 2**0
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
13 .debug_abbrev 00001d1c 00000000 00000000 000283ff 2**0
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
14 .debug_aranges 00000760 00000000 00000000 0002a120 2**3
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
15 .debug_ranges 00000668 00000000 00000000 0002a880 2**3
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
16 .debug_macro 0001a47d 00000000 00000000 0002aee8 2**0
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
17 .debug_line 00008ee0 00000000 00000000 00045365 2**0
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
18 .debug_str 00093036 00000000 00000000 0004e245 2**0
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
19 .comment 00000053 00000000 00000000 000e127b 2**0
|
||
CONTENTS, READONLY
|
||
20 .debug_frame 00002b80 00000000 00000000 000e12d0 2**2
|
||
CONTENTS, READONLY, DEBUGGING, OCTETS
|
||
|
||
Disassembly of section .text:
|
||
|
||
080001e8 <__do_global_dtors_aux>:
|
||
80001e8: b510 push {r4, lr}
|
||
80001ea: 4c05 ldr r4, [pc, #20] ; (8000200 <__do_global_dtors_aux+0x18>)
|
||
80001ec: 7823 ldrb r3, [r4, #0]
|
||
80001ee: b933 cbnz r3, 80001fe <__do_global_dtors_aux+0x16>
|
||
80001f0: 4b04 ldr r3, [pc, #16] ; (8000204 <__do_global_dtors_aux+0x1c>)
|
||
80001f2: b113 cbz r3, 80001fa <__do_global_dtors_aux+0x12>
|
||
80001f4: 4804 ldr r0, [pc, #16] ; (8000208 <__do_global_dtors_aux+0x20>)
|
||
80001f6: f3af 8000 nop.w
|
||
80001fa: 2301 movs r3, #1
|
||
80001fc: 7023 strb r3, [r4, #0]
|
||
80001fe: bd10 pop {r4, pc}
|
||
8000200: 200001dc .word 0x200001dc
|
||
8000204: 00000000 .word 0x00000000
|
||
8000208: 08005860 .word 0x08005860
|
||
|
||
0800020c <frame_dummy>:
|
||
800020c: b508 push {r3, lr}
|
||
800020e: 4b03 ldr r3, [pc, #12] ; (800021c <frame_dummy+0x10>)
|
||
8000210: b11b cbz r3, 800021a <frame_dummy+0xe>
|
||
8000212: 4903 ldr r1, [pc, #12] ; (8000220 <frame_dummy+0x14>)
|
||
8000214: 4803 ldr r0, [pc, #12] ; (8000224 <frame_dummy+0x18>)
|
||
8000216: f3af 8000 nop.w
|
||
800021a: bd08 pop {r3, pc}
|
||
800021c: 00000000 .word 0x00000000
|
||
8000220: 200001e0 .word 0x200001e0
|
||
8000224: 08005860 .word 0x08005860
|
||
|
||
08000228 <strlen>:
|
||
8000228: 4603 mov r3, r0
|
||
800022a: f813 2b01 ldrb.w r2, [r3], #1
|
||
800022e: 2a00 cmp r2, #0
|
||
8000230: d1fb bne.n 800022a <strlen+0x2>
|
||
8000232: 1a18 subs r0, r3, r0
|
||
8000234: 3801 subs r0, #1
|
||
8000236: 4770 bx lr
|
||
|
||
08000238 <__aeabi_drsub>:
|
||
8000238: f081 4100 eor.w r1, r1, #2147483648 ; 0x80000000
|
||
800023c: e002 b.n 8000244 <__adddf3>
|
||
800023e: bf00 nop
|
||
|
||
08000240 <__aeabi_dsub>:
|
||
8000240: f083 4300 eor.w r3, r3, #2147483648 ; 0x80000000
|
||
|
||
08000244 <__adddf3>:
|
||
8000244: b530 push {r4, r5, lr}
|
||
8000246: ea4f 0441 mov.w r4, r1, lsl #1
|
||
800024a: ea4f 0543 mov.w r5, r3, lsl #1
|
||
800024e: ea94 0f05 teq r4, r5
|
||
8000252: bf08 it eq
|
||
8000254: ea90 0f02 teqeq r0, r2
|
||
8000258: bf1f itttt ne
|
||
800025a: ea54 0c00 orrsne.w ip, r4, r0
|
||
800025e: ea55 0c02 orrsne.w ip, r5, r2
|
||
8000262: ea7f 5c64 mvnsne.w ip, r4, asr #21
|
||
8000266: ea7f 5c65 mvnsne.w ip, r5, asr #21
|
||
800026a: f000 80e2 beq.w 8000432 <__adddf3+0x1ee>
|
||
800026e: ea4f 5454 mov.w r4, r4, lsr #21
|
||
8000272: ebd4 5555 rsbs r5, r4, r5, lsr #21
|
||
8000276: bfb8 it lt
|
||
8000278: 426d neglt r5, r5
|
||
800027a: dd0c ble.n 8000296 <__adddf3+0x52>
|
||
800027c: 442c add r4, r5
|
||
800027e: ea80 0202 eor.w r2, r0, r2
|
||
8000282: ea81 0303 eor.w r3, r1, r3
|
||
8000286: ea82 0000 eor.w r0, r2, r0
|
||
800028a: ea83 0101 eor.w r1, r3, r1
|
||
800028e: ea80 0202 eor.w r2, r0, r2
|
||
8000292: ea81 0303 eor.w r3, r1, r3
|
||
8000296: 2d36 cmp r5, #54 ; 0x36
|
||
8000298: bf88 it hi
|
||
800029a: bd30 pophi {r4, r5, pc}
|
||
800029c: f011 4f00 tst.w r1, #2147483648 ; 0x80000000
|
||
80002a0: ea4f 3101 mov.w r1, r1, lsl #12
|
||
80002a4: f44f 1c80 mov.w ip, #1048576 ; 0x100000
|
||
80002a8: ea4c 3111 orr.w r1, ip, r1, lsr #12
|
||
80002ac: d002 beq.n 80002b4 <__adddf3+0x70>
|
||
80002ae: 4240 negs r0, r0
|
||
80002b0: eb61 0141 sbc.w r1, r1, r1, lsl #1
|
||
80002b4: f013 4f00 tst.w r3, #2147483648 ; 0x80000000
|
||
80002b8: ea4f 3303 mov.w r3, r3, lsl #12
|
||
80002bc: ea4c 3313 orr.w r3, ip, r3, lsr #12
|
||
80002c0: d002 beq.n 80002c8 <__adddf3+0x84>
|
||
80002c2: 4252 negs r2, r2
|
||
80002c4: eb63 0343 sbc.w r3, r3, r3, lsl #1
|
||
80002c8: ea94 0f05 teq r4, r5
|
||
80002cc: f000 80a7 beq.w 800041e <__adddf3+0x1da>
|
||
80002d0: f1a4 0401 sub.w r4, r4, #1
|
||
80002d4: f1d5 0e20 rsbs lr, r5, #32
|
||
80002d8: db0d blt.n 80002f6 <__adddf3+0xb2>
|
||
80002da: fa02 fc0e lsl.w ip, r2, lr
|
||
80002de: fa22 f205 lsr.w r2, r2, r5
|
||
80002e2: 1880 adds r0, r0, r2
|
||
80002e4: f141 0100 adc.w r1, r1, #0
|
||
80002e8: fa03 f20e lsl.w r2, r3, lr
|
||
80002ec: 1880 adds r0, r0, r2
|
||
80002ee: fa43 f305 asr.w r3, r3, r5
|
||
80002f2: 4159 adcs r1, r3
|
||
80002f4: e00e b.n 8000314 <__adddf3+0xd0>
|
||
80002f6: f1a5 0520 sub.w r5, r5, #32
|
||
80002fa: f10e 0e20 add.w lr, lr, #32
|
||
80002fe: 2a01 cmp r2, #1
|
||
8000300: fa03 fc0e lsl.w ip, r3, lr
|
||
8000304: bf28 it cs
|
||
8000306: f04c 0c02 orrcs.w ip, ip, #2
|
||
800030a: fa43 f305 asr.w r3, r3, r5
|
||
800030e: 18c0 adds r0, r0, r3
|
||
8000310: eb51 71e3 adcs.w r1, r1, r3, asr #31
|
||
8000314: f001 4500 and.w r5, r1, #2147483648 ; 0x80000000
|
||
8000318: d507 bpl.n 800032a <__adddf3+0xe6>
|
||
800031a: f04f 0e00 mov.w lr, #0
|
||
800031e: f1dc 0c00 rsbs ip, ip, #0
|
||
8000322: eb7e 0000 sbcs.w r0, lr, r0
|
||
8000326: eb6e 0101 sbc.w r1, lr, r1
|
||
800032a: f5b1 1f80 cmp.w r1, #1048576 ; 0x100000
|
||
800032e: d31b bcc.n 8000368 <__adddf3+0x124>
|
||
8000330: f5b1 1f00 cmp.w r1, #2097152 ; 0x200000
|
||
8000334: d30c bcc.n 8000350 <__adddf3+0x10c>
|
||
8000336: 0849 lsrs r1, r1, #1
|
||
8000338: ea5f 0030 movs.w r0, r0, rrx
|
||
800033c: ea4f 0c3c mov.w ip, ip, rrx
|
||
8000340: f104 0401 add.w r4, r4, #1
|
||
8000344: ea4f 5244 mov.w r2, r4, lsl #21
|
||
8000348: f512 0f80 cmn.w r2, #4194304 ; 0x400000
|
||
800034c: f080 809a bcs.w 8000484 <__adddf3+0x240>
|
||
8000350: f1bc 4f00 cmp.w ip, #2147483648 ; 0x80000000
|
||
8000354: bf08 it eq
|
||
8000356: ea5f 0c50 movseq.w ip, r0, lsr #1
|
||
800035a: f150 0000 adcs.w r0, r0, #0
|
||
800035e: eb41 5104 adc.w r1, r1, r4, lsl #20
|
||
8000362: ea41 0105 orr.w r1, r1, r5
|
||
8000366: bd30 pop {r4, r5, pc}
|
||
8000368: ea5f 0c4c movs.w ip, ip, lsl #1
|
||
800036c: 4140 adcs r0, r0
|
||
800036e: eb41 0101 adc.w r1, r1, r1
|
||
8000372: 3c01 subs r4, #1
|
||
8000374: bf28 it cs
|
||
8000376: f5b1 1f80 cmpcs.w r1, #1048576 ; 0x100000
|
||
800037a: d2e9 bcs.n 8000350 <__adddf3+0x10c>
|
||
800037c: f091 0f00 teq r1, #0
|
||
8000380: bf04 itt eq
|
||
8000382: 4601 moveq r1, r0
|
||
8000384: 2000 moveq r0, #0
|
||
8000386: fab1 f381 clz r3, r1
|
||
800038a: bf08 it eq
|
||
800038c: 3320 addeq r3, #32
|
||
800038e: f1a3 030b sub.w r3, r3, #11
|
||
8000392: f1b3 0220 subs.w r2, r3, #32
|
||
8000396: da0c bge.n 80003b2 <__adddf3+0x16e>
|
||
8000398: 320c adds r2, #12
|
||
800039a: dd08 ble.n 80003ae <__adddf3+0x16a>
|
||
800039c: f102 0c14 add.w ip, r2, #20
|
||
80003a0: f1c2 020c rsb r2, r2, #12
|
||
80003a4: fa01 f00c lsl.w r0, r1, ip
|
||
80003a8: fa21 f102 lsr.w r1, r1, r2
|
||
80003ac: e00c b.n 80003c8 <__adddf3+0x184>
|
||
80003ae: f102 0214 add.w r2, r2, #20
|
||
80003b2: bfd8 it le
|
||
80003b4: f1c2 0c20 rsble ip, r2, #32
|
||
80003b8: fa01 f102 lsl.w r1, r1, r2
|
||
80003bc: fa20 fc0c lsr.w ip, r0, ip
|
||
80003c0: bfdc itt le
|
||
80003c2: ea41 010c orrle.w r1, r1, ip
|
||
80003c6: 4090 lslle r0, r2
|
||
80003c8: 1ae4 subs r4, r4, r3
|
||
80003ca: bfa2 ittt ge
|
||
80003cc: eb01 5104 addge.w r1, r1, r4, lsl #20
|
||
80003d0: 4329 orrge r1, r5
|
||
80003d2: bd30 popge {r4, r5, pc}
|
||
80003d4: ea6f 0404 mvn.w r4, r4
|
||
80003d8: 3c1f subs r4, #31
|
||
80003da: da1c bge.n 8000416 <__adddf3+0x1d2>
|
||
80003dc: 340c adds r4, #12
|
||
80003de: dc0e bgt.n 80003fe <__adddf3+0x1ba>
|
||
80003e0: f104 0414 add.w r4, r4, #20
|
||
80003e4: f1c4 0220 rsb r2, r4, #32
|
||
80003e8: fa20 f004 lsr.w r0, r0, r4
|
||
80003ec: fa01 f302 lsl.w r3, r1, r2
|
||
80003f0: ea40 0003 orr.w r0, r0, r3
|
||
80003f4: fa21 f304 lsr.w r3, r1, r4
|
||
80003f8: ea45 0103 orr.w r1, r5, r3
|
||
80003fc: bd30 pop {r4, r5, pc}
|
||
80003fe: f1c4 040c rsb r4, r4, #12
|
||
8000402: f1c4 0220 rsb r2, r4, #32
|
||
8000406: fa20 f002 lsr.w r0, r0, r2
|
||
800040a: fa01 f304 lsl.w r3, r1, r4
|
||
800040e: ea40 0003 orr.w r0, r0, r3
|
||
8000412: 4629 mov r1, r5
|
||
8000414: bd30 pop {r4, r5, pc}
|
||
8000416: fa21 f004 lsr.w r0, r1, r4
|
||
800041a: 4629 mov r1, r5
|
||
800041c: bd30 pop {r4, r5, pc}
|
||
800041e: f094 0f00 teq r4, #0
|
||
8000422: f483 1380 eor.w r3, r3, #1048576 ; 0x100000
|
||
8000426: bf06 itte eq
|
||
8000428: f481 1180 eoreq.w r1, r1, #1048576 ; 0x100000
|
||
800042c: 3401 addeq r4, #1
|
||
800042e: 3d01 subne r5, #1
|
||
8000430: e74e b.n 80002d0 <__adddf3+0x8c>
|
||
8000432: ea7f 5c64 mvns.w ip, r4, asr #21
|
||
8000436: bf18 it ne
|
||
8000438: ea7f 5c65 mvnsne.w ip, r5, asr #21
|
||
800043c: d029 beq.n 8000492 <__adddf3+0x24e>
|
||
800043e: ea94 0f05 teq r4, r5
|
||
8000442: bf08 it eq
|
||
8000444: ea90 0f02 teqeq r0, r2
|
||
8000448: d005 beq.n 8000456 <__adddf3+0x212>
|
||
800044a: ea54 0c00 orrs.w ip, r4, r0
|
||
800044e: bf04 itt eq
|
||
8000450: 4619 moveq r1, r3
|
||
8000452: 4610 moveq r0, r2
|
||
8000454: bd30 pop {r4, r5, pc}
|
||
8000456: ea91 0f03 teq r1, r3
|
||
800045a: bf1e ittt ne
|
||
800045c: 2100 movne r1, #0
|
||
800045e: 2000 movne r0, #0
|
||
8000460: bd30 popne {r4, r5, pc}
|
||
8000462: ea5f 5c54 movs.w ip, r4, lsr #21
|
||
8000466: d105 bne.n 8000474 <__adddf3+0x230>
|
||
8000468: 0040 lsls r0, r0, #1
|
||
800046a: 4149 adcs r1, r1
|
||
800046c: bf28 it cs
|
||
800046e: f041 4100 orrcs.w r1, r1, #2147483648 ; 0x80000000
|
||
8000472: bd30 pop {r4, r5, pc}
|
||
8000474: f514 0480 adds.w r4, r4, #4194304 ; 0x400000
|
||
8000478: bf3c itt cc
|
||
800047a: f501 1180 addcc.w r1, r1, #1048576 ; 0x100000
|
||
800047e: bd30 popcc {r4, r5, pc}
|
||
8000480: f001 4500 and.w r5, r1, #2147483648 ; 0x80000000
|
||
8000484: f045 41fe orr.w r1, r5, #2130706432 ; 0x7f000000
|
||
8000488: f441 0170 orr.w r1, r1, #15728640 ; 0xf00000
|
||
800048c: f04f 0000 mov.w r0, #0
|
||
8000490: bd30 pop {r4, r5, pc}
|
||
8000492: ea7f 5c64 mvns.w ip, r4, asr #21
|
||
8000496: bf1a itte ne
|
||
8000498: 4619 movne r1, r3
|
||
800049a: 4610 movne r0, r2
|
||
800049c: ea7f 5c65 mvnseq.w ip, r5, asr #21
|
||
80004a0: bf1c itt ne
|
||
80004a2: 460b movne r3, r1
|
||
80004a4: 4602 movne r2, r0
|
||
80004a6: ea50 3401 orrs.w r4, r0, r1, lsl #12
|
||
80004aa: bf06 itte eq
|
||
80004ac: ea52 3503 orrseq.w r5, r2, r3, lsl #12
|
||
80004b0: ea91 0f03 teqeq r1, r3
|
||
80004b4: f441 2100 orrne.w r1, r1, #524288 ; 0x80000
|
||
80004b8: bd30 pop {r4, r5, pc}
|
||
80004ba: bf00 nop
|
||
|
||
080004bc <__aeabi_ui2d>:
|
||
80004bc: f090 0f00 teq r0, #0
|
||
80004c0: bf04 itt eq
|
||
80004c2: 2100 moveq r1, #0
|
||
80004c4: 4770 bxeq lr
|
||
80004c6: b530 push {r4, r5, lr}
|
||
80004c8: f44f 6480 mov.w r4, #1024 ; 0x400
|
||
80004cc: f104 0432 add.w r4, r4, #50 ; 0x32
|
||
80004d0: f04f 0500 mov.w r5, #0
|
||
80004d4: f04f 0100 mov.w r1, #0
|
||
80004d8: e750 b.n 800037c <__adddf3+0x138>
|
||
80004da: bf00 nop
|
||
|
||
080004dc <__aeabi_i2d>:
|
||
80004dc: f090 0f00 teq r0, #0
|
||
80004e0: bf04 itt eq
|
||
80004e2: 2100 moveq r1, #0
|
||
80004e4: 4770 bxeq lr
|
||
80004e6: b530 push {r4, r5, lr}
|
||
80004e8: f44f 6480 mov.w r4, #1024 ; 0x400
|
||
80004ec: f104 0432 add.w r4, r4, #50 ; 0x32
|
||
80004f0: f010 4500 ands.w r5, r0, #2147483648 ; 0x80000000
|
||
80004f4: bf48 it mi
|
||
80004f6: 4240 negmi r0, r0
|
||
80004f8: f04f 0100 mov.w r1, #0
|
||
80004fc: e73e b.n 800037c <__adddf3+0x138>
|
||
80004fe: bf00 nop
|
||
|
||
08000500 <__aeabi_f2d>:
|
||
8000500: 0042 lsls r2, r0, #1
|
||
8000502: ea4f 01e2 mov.w r1, r2, asr #3
|
||
8000506: ea4f 0131 mov.w r1, r1, rrx
|
||
800050a: ea4f 7002 mov.w r0, r2, lsl #28
|
||
800050e: bf1f itttt ne
|
||
8000510: f012 437f andsne.w r3, r2, #4278190080 ; 0xff000000
|
||
8000514: f093 4f7f teqne r3, #4278190080 ; 0xff000000
|
||
8000518: f081 5160 eorne.w r1, r1, #939524096 ; 0x38000000
|
||
800051c: 4770 bxne lr
|
||
800051e: f032 427f bics.w r2, r2, #4278190080 ; 0xff000000
|
||
8000522: bf08 it eq
|
||
8000524: 4770 bxeq lr
|
||
8000526: f093 4f7f teq r3, #4278190080 ; 0xff000000
|
||
800052a: bf04 itt eq
|
||
800052c: f441 2100 orreq.w r1, r1, #524288 ; 0x80000
|
||
8000530: 4770 bxeq lr
|
||
8000532: b530 push {r4, r5, lr}
|
||
8000534: f44f 7460 mov.w r4, #896 ; 0x380
|
||
8000538: f001 4500 and.w r5, r1, #2147483648 ; 0x80000000
|
||
800053c: f021 4100 bic.w r1, r1, #2147483648 ; 0x80000000
|
||
8000540: e71c b.n 800037c <__adddf3+0x138>
|
||
8000542: bf00 nop
|
||
|
||
08000544 <__aeabi_ul2d>:
|
||
8000544: ea50 0201 orrs.w r2, r0, r1
|
||
8000548: bf08 it eq
|
||
800054a: 4770 bxeq lr
|
||
800054c: b530 push {r4, r5, lr}
|
||
800054e: f04f 0500 mov.w r5, #0
|
||
8000552: e00a b.n 800056a <__aeabi_l2d+0x16>
|
||
|
||
08000554 <__aeabi_l2d>:
|
||
8000554: ea50 0201 orrs.w r2, r0, r1
|
||
8000558: bf08 it eq
|
||
800055a: 4770 bxeq lr
|
||
800055c: b530 push {r4, r5, lr}
|
||
800055e: f011 4500 ands.w r5, r1, #2147483648 ; 0x80000000
|
||
8000562: d502 bpl.n 800056a <__aeabi_l2d+0x16>
|
||
8000564: 4240 negs r0, r0
|
||
8000566: eb61 0141 sbc.w r1, r1, r1, lsl #1
|
||
800056a: f44f 6480 mov.w r4, #1024 ; 0x400
|
||
800056e: f104 0432 add.w r4, r4, #50 ; 0x32
|
||
8000572: ea5f 5c91 movs.w ip, r1, lsr #22
|
||
8000576: f43f aed8 beq.w 800032a <__adddf3+0xe6>
|
||
800057a: f04f 0203 mov.w r2, #3
|
||
800057e: ea5f 0cdc movs.w ip, ip, lsr #3
|
||
8000582: bf18 it ne
|
||
8000584: 3203 addne r2, #3
|
||
8000586: ea5f 0cdc movs.w ip, ip, lsr #3
|
||
800058a: bf18 it ne
|
||
800058c: 3203 addne r2, #3
|
||
800058e: eb02 02dc add.w r2, r2, ip, lsr #3
|
||
8000592: f1c2 0320 rsb r3, r2, #32
|
||
8000596: fa00 fc03 lsl.w ip, r0, r3
|
||
800059a: fa20 f002 lsr.w r0, r0, r2
|
||
800059e: fa01 fe03 lsl.w lr, r1, r3
|
||
80005a2: ea40 000e orr.w r0, r0, lr
|
||
80005a6: fa21 f102 lsr.w r1, r1, r2
|
||
80005aa: 4414 add r4, r2
|
||
80005ac: e6bd b.n 800032a <__adddf3+0xe6>
|
||
80005ae: bf00 nop
|
||
|
||
080005b0 <__aeabi_dmul>:
|
||
80005b0: b570 push {r4, r5, r6, lr}
|
||
80005b2: f04f 0cff mov.w ip, #255 ; 0xff
|
||
80005b6: f44c 6ce0 orr.w ip, ip, #1792 ; 0x700
|
||
80005ba: ea1c 5411 ands.w r4, ip, r1, lsr #20
|
||
80005be: bf1d ittte ne
|
||
80005c0: ea1c 5513 andsne.w r5, ip, r3, lsr #20
|
||
80005c4: ea94 0f0c teqne r4, ip
|
||
80005c8: ea95 0f0c teqne r5, ip
|
||
80005cc: f000 f8de bleq 800078c <__aeabi_dmul+0x1dc>
|
||
80005d0: 442c add r4, r5
|
||
80005d2: ea81 0603 eor.w r6, r1, r3
|
||
80005d6: ea21 514c bic.w r1, r1, ip, lsl #21
|
||
80005da: ea23 534c bic.w r3, r3, ip, lsl #21
|
||
80005de: ea50 3501 orrs.w r5, r0, r1, lsl #12
|
||
80005e2: bf18 it ne
|
||
80005e4: ea52 3503 orrsne.w r5, r2, r3, lsl #12
|
||
80005e8: f441 1180 orr.w r1, r1, #1048576 ; 0x100000
|
||
80005ec: f443 1380 orr.w r3, r3, #1048576 ; 0x100000
|
||
80005f0: d038 beq.n 8000664 <__aeabi_dmul+0xb4>
|
||
80005f2: fba0 ce02 umull ip, lr, r0, r2
|
||
80005f6: f04f 0500 mov.w r5, #0
|
||
80005fa: fbe1 e502 umlal lr, r5, r1, r2
|
||
80005fe: f006 4200 and.w r2, r6, #2147483648 ; 0x80000000
|
||
8000602: fbe0 e503 umlal lr, r5, r0, r3
|
||
8000606: f04f 0600 mov.w r6, #0
|
||
800060a: fbe1 5603 umlal r5, r6, r1, r3
|
||
800060e: f09c 0f00 teq ip, #0
|
||
8000612: bf18 it ne
|
||
8000614: f04e 0e01 orrne.w lr, lr, #1
|
||
8000618: f1a4 04ff sub.w r4, r4, #255 ; 0xff
|
||
800061c: f5b6 7f00 cmp.w r6, #512 ; 0x200
|
||
8000620: f564 7440 sbc.w r4, r4, #768 ; 0x300
|
||
8000624: d204 bcs.n 8000630 <__aeabi_dmul+0x80>
|
||
8000626: ea5f 0e4e movs.w lr, lr, lsl #1
|
||
800062a: 416d adcs r5, r5
|
||
800062c: eb46 0606 adc.w r6, r6, r6
|
||
8000630: ea42 21c6 orr.w r1, r2, r6, lsl #11
|
||
8000634: ea41 5155 orr.w r1, r1, r5, lsr #21
|
||
8000638: ea4f 20c5 mov.w r0, r5, lsl #11
|
||
800063c: ea40 505e orr.w r0, r0, lr, lsr #21
|
||
8000640: ea4f 2ece mov.w lr, lr, lsl #11
|
||
8000644: f1b4 0cfd subs.w ip, r4, #253 ; 0xfd
|
||
8000648: bf88 it hi
|
||
800064a: f5bc 6fe0 cmphi.w ip, #1792 ; 0x700
|
||
800064e: d81e bhi.n 800068e <__aeabi_dmul+0xde>
|
||
8000650: f1be 4f00 cmp.w lr, #2147483648 ; 0x80000000
|
||
8000654: bf08 it eq
|
||
8000656: ea5f 0e50 movseq.w lr, r0, lsr #1
|
||
800065a: f150 0000 adcs.w r0, r0, #0
|
||
800065e: eb41 5104 adc.w r1, r1, r4, lsl #20
|
||
8000662: bd70 pop {r4, r5, r6, pc}
|
||
8000664: f006 4600 and.w r6, r6, #2147483648 ; 0x80000000
|
||
8000668: ea46 0101 orr.w r1, r6, r1
|
||
800066c: ea40 0002 orr.w r0, r0, r2
|
||
8000670: ea81 0103 eor.w r1, r1, r3
|
||
8000674: ebb4 045c subs.w r4, r4, ip, lsr #1
|
||
8000678: bfc2 ittt gt
|
||
800067a: ebd4 050c rsbsgt r5, r4, ip
|
||
800067e: ea41 5104 orrgt.w r1, r1, r4, lsl #20
|
||
8000682: bd70 popgt {r4, r5, r6, pc}
|
||
8000684: f441 1180 orr.w r1, r1, #1048576 ; 0x100000
|
||
8000688: f04f 0e00 mov.w lr, #0
|
||
800068c: 3c01 subs r4, #1
|
||
800068e: f300 80ab bgt.w 80007e8 <__aeabi_dmul+0x238>
|
||
8000692: f114 0f36 cmn.w r4, #54 ; 0x36
|
||
8000696: bfde ittt le
|
||
8000698: 2000 movle r0, #0
|
||
800069a: f001 4100 andle.w r1, r1, #2147483648 ; 0x80000000
|
||
800069e: bd70 pople {r4, r5, r6, pc}
|
||
80006a0: f1c4 0400 rsb r4, r4, #0
|
||
80006a4: 3c20 subs r4, #32
|
||
80006a6: da35 bge.n 8000714 <__aeabi_dmul+0x164>
|
||
80006a8: 340c adds r4, #12
|
||
80006aa: dc1b bgt.n 80006e4 <__aeabi_dmul+0x134>
|
||
80006ac: f104 0414 add.w r4, r4, #20
|
||
80006b0: f1c4 0520 rsb r5, r4, #32
|
||
80006b4: fa00 f305 lsl.w r3, r0, r5
|
||
80006b8: fa20 f004 lsr.w r0, r0, r4
|
||
80006bc: fa01 f205 lsl.w r2, r1, r5
|
||
80006c0: ea40 0002 orr.w r0, r0, r2
|
||
80006c4: f001 4200 and.w r2, r1, #2147483648 ; 0x80000000
|
||
80006c8: f021 4100 bic.w r1, r1, #2147483648 ; 0x80000000
|
||
80006cc: eb10 70d3 adds.w r0, r0, r3, lsr #31
|
||
80006d0: fa21 f604 lsr.w r6, r1, r4
|
||
80006d4: eb42 0106 adc.w r1, r2, r6
|
||
80006d8: ea5e 0e43 orrs.w lr, lr, r3, lsl #1
|
||
80006dc: bf08 it eq
|
||
80006de: ea20 70d3 biceq.w r0, r0, r3, lsr #31
|
||
80006e2: bd70 pop {r4, r5, r6, pc}
|
||
80006e4: f1c4 040c rsb r4, r4, #12
|
||
80006e8: f1c4 0520 rsb r5, r4, #32
|
||
80006ec: fa00 f304 lsl.w r3, r0, r4
|
||
80006f0: fa20 f005 lsr.w r0, r0, r5
|
||
80006f4: fa01 f204 lsl.w r2, r1, r4
|
||
80006f8: ea40 0002 orr.w r0, r0, r2
|
||
80006fc: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
|
||
8000700: eb10 70d3 adds.w r0, r0, r3, lsr #31
|
||
8000704: f141 0100 adc.w r1, r1, #0
|
||
8000708: ea5e 0e43 orrs.w lr, lr, r3, lsl #1
|
||
800070c: bf08 it eq
|
||
800070e: ea20 70d3 biceq.w r0, r0, r3, lsr #31
|
||
8000712: bd70 pop {r4, r5, r6, pc}
|
||
8000714: f1c4 0520 rsb r5, r4, #32
|
||
8000718: fa00 f205 lsl.w r2, r0, r5
|
||
800071c: ea4e 0e02 orr.w lr, lr, r2
|
||
8000720: fa20 f304 lsr.w r3, r0, r4
|
||
8000724: fa01 f205 lsl.w r2, r1, r5
|
||
8000728: ea43 0302 orr.w r3, r3, r2
|
||
800072c: fa21 f004 lsr.w r0, r1, r4
|
||
8000730: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
|
||
8000734: fa21 f204 lsr.w r2, r1, r4
|
||
8000738: ea20 0002 bic.w r0, r0, r2
|
||
800073c: eb00 70d3 add.w r0, r0, r3, lsr #31
|
||
8000740: ea5e 0e43 orrs.w lr, lr, r3, lsl #1
|
||
8000744: bf08 it eq
|
||
8000746: ea20 70d3 biceq.w r0, r0, r3, lsr #31
|
||
800074a: bd70 pop {r4, r5, r6, pc}
|
||
800074c: f094 0f00 teq r4, #0
|
||
8000750: d10f bne.n 8000772 <__aeabi_dmul+0x1c2>
|
||
8000752: f001 4600 and.w r6, r1, #2147483648 ; 0x80000000
|
||
8000756: 0040 lsls r0, r0, #1
|
||
8000758: eb41 0101 adc.w r1, r1, r1
|
||
800075c: f411 1f80 tst.w r1, #1048576 ; 0x100000
|
||
8000760: bf08 it eq
|
||
8000762: 3c01 subeq r4, #1
|
||
8000764: d0f7 beq.n 8000756 <__aeabi_dmul+0x1a6>
|
||
8000766: ea41 0106 orr.w r1, r1, r6
|
||
800076a: f095 0f00 teq r5, #0
|
||
800076e: bf18 it ne
|
||
8000770: 4770 bxne lr
|
||
8000772: f003 4600 and.w r6, r3, #2147483648 ; 0x80000000
|
||
8000776: 0052 lsls r2, r2, #1
|
||
8000778: eb43 0303 adc.w r3, r3, r3
|
||
800077c: f413 1f80 tst.w r3, #1048576 ; 0x100000
|
||
8000780: bf08 it eq
|
||
8000782: 3d01 subeq r5, #1
|
||
8000784: d0f7 beq.n 8000776 <__aeabi_dmul+0x1c6>
|
||
8000786: ea43 0306 orr.w r3, r3, r6
|
||
800078a: 4770 bx lr
|
||
800078c: ea94 0f0c teq r4, ip
|
||
8000790: ea0c 5513 and.w r5, ip, r3, lsr #20
|
||
8000794: bf18 it ne
|
||
8000796: ea95 0f0c teqne r5, ip
|
||
800079a: d00c beq.n 80007b6 <__aeabi_dmul+0x206>
|
||
800079c: ea50 0641 orrs.w r6, r0, r1, lsl #1
|
||
80007a0: bf18 it ne
|
||
80007a2: ea52 0643 orrsne.w r6, r2, r3, lsl #1
|
||
80007a6: d1d1 bne.n 800074c <__aeabi_dmul+0x19c>
|
||
80007a8: ea81 0103 eor.w r1, r1, r3
|
||
80007ac: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
|
||
80007b0: f04f 0000 mov.w r0, #0
|
||
80007b4: bd70 pop {r4, r5, r6, pc}
|
||
80007b6: ea50 0641 orrs.w r6, r0, r1, lsl #1
|
||
80007ba: bf06 itte eq
|
||
80007bc: 4610 moveq r0, r2
|
||
80007be: 4619 moveq r1, r3
|
||
80007c0: ea52 0643 orrsne.w r6, r2, r3, lsl #1
|
||
80007c4: d019 beq.n 80007fa <__aeabi_dmul+0x24a>
|
||
80007c6: ea94 0f0c teq r4, ip
|
||
80007ca: d102 bne.n 80007d2 <__aeabi_dmul+0x222>
|
||
80007cc: ea50 3601 orrs.w r6, r0, r1, lsl #12
|
||
80007d0: d113 bne.n 80007fa <__aeabi_dmul+0x24a>
|
||
80007d2: ea95 0f0c teq r5, ip
|
||
80007d6: d105 bne.n 80007e4 <__aeabi_dmul+0x234>
|
||
80007d8: ea52 3603 orrs.w r6, r2, r3, lsl #12
|
||
80007dc: bf1c itt ne
|
||
80007de: 4610 movne r0, r2
|
||
80007e0: 4619 movne r1, r3
|
||
80007e2: d10a bne.n 80007fa <__aeabi_dmul+0x24a>
|
||
80007e4: ea81 0103 eor.w r1, r1, r3
|
||
80007e8: f001 4100 and.w r1, r1, #2147483648 ; 0x80000000
|
||
80007ec: f041 41fe orr.w r1, r1, #2130706432 ; 0x7f000000
|
||
80007f0: f441 0170 orr.w r1, r1, #15728640 ; 0xf00000
|
||
80007f4: f04f 0000 mov.w r0, #0
|
||
80007f8: bd70 pop {r4, r5, r6, pc}
|
||
80007fa: f041 41fe orr.w r1, r1, #2130706432 ; 0x7f000000
|
||
80007fe: f441 0178 orr.w r1, r1, #16252928 ; 0xf80000
|
||
8000802: bd70 pop {r4, r5, r6, pc}
|
||
|
||
08000804 <__aeabi_ddiv>:
|
||
8000804: b570 push {r4, r5, r6, lr}
|
||
8000806: f04f 0cff mov.w ip, #255 ; 0xff
|
||
800080a: f44c 6ce0 orr.w ip, ip, #1792 ; 0x700
|
||
800080e: ea1c 5411 ands.w r4, ip, r1, lsr #20
|
||
8000812: bf1d ittte ne
|
||
8000814: ea1c 5513 andsne.w r5, ip, r3, lsr #20
|
||
8000818: ea94 0f0c teqne r4, ip
|
||
800081c: ea95 0f0c teqne r5, ip
|
||
8000820: f000 f8a7 bleq 8000972 <__aeabi_ddiv+0x16e>
|
||
8000824: eba4 0405 sub.w r4, r4, r5
|
||
8000828: ea81 0e03 eor.w lr, r1, r3
|
||
800082c: ea52 3503 orrs.w r5, r2, r3, lsl #12
|
||
8000830: ea4f 3101 mov.w r1, r1, lsl #12
|
||
8000834: f000 8088 beq.w 8000948 <__aeabi_ddiv+0x144>
|
||
8000838: ea4f 3303 mov.w r3, r3, lsl #12
|
||
800083c: f04f 5580 mov.w r5, #268435456 ; 0x10000000
|
||
8000840: ea45 1313 orr.w r3, r5, r3, lsr #4
|
||
8000844: ea43 6312 orr.w r3, r3, r2, lsr #24
|
||
8000848: ea4f 2202 mov.w r2, r2, lsl #8
|
||
800084c: ea45 1511 orr.w r5, r5, r1, lsr #4
|
||
8000850: ea45 6510 orr.w r5, r5, r0, lsr #24
|
||
8000854: ea4f 2600 mov.w r6, r0, lsl #8
|
||
8000858: f00e 4100 and.w r1, lr, #2147483648 ; 0x80000000
|
||
800085c: 429d cmp r5, r3
|
||
800085e: bf08 it eq
|
||
8000860: 4296 cmpeq r6, r2
|
||
8000862: f144 04fd adc.w r4, r4, #253 ; 0xfd
|
||
8000866: f504 7440 add.w r4, r4, #768 ; 0x300
|
||
800086a: d202 bcs.n 8000872 <__aeabi_ddiv+0x6e>
|
||
800086c: 085b lsrs r3, r3, #1
|
||
800086e: ea4f 0232 mov.w r2, r2, rrx
|
||
8000872: 1ab6 subs r6, r6, r2
|
||
8000874: eb65 0503 sbc.w r5, r5, r3
|
||
8000878: 085b lsrs r3, r3, #1
|
||
800087a: ea4f 0232 mov.w r2, r2, rrx
|
||
800087e: f44f 1080 mov.w r0, #1048576 ; 0x100000
|
||
8000882: f44f 2c00 mov.w ip, #524288 ; 0x80000
|
||
8000886: ebb6 0e02 subs.w lr, r6, r2
|
||
800088a: eb75 0e03 sbcs.w lr, r5, r3
|
||
800088e: bf22 ittt cs
|
||
8000890: 1ab6 subcs r6, r6, r2
|
||
8000892: 4675 movcs r5, lr
|
||
8000894: ea40 000c orrcs.w r0, r0, ip
|
||
8000898: 085b lsrs r3, r3, #1
|
||
800089a: ea4f 0232 mov.w r2, r2, rrx
|
||
800089e: ebb6 0e02 subs.w lr, r6, r2
|
||
80008a2: eb75 0e03 sbcs.w lr, r5, r3
|
||
80008a6: bf22 ittt cs
|
||
80008a8: 1ab6 subcs r6, r6, r2
|
||
80008aa: 4675 movcs r5, lr
|
||
80008ac: ea40 005c orrcs.w r0, r0, ip, lsr #1
|
||
80008b0: 085b lsrs r3, r3, #1
|
||
80008b2: ea4f 0232 mov.w r2, r2, rrx
|
||
80008b6: ebb6 0e02 subs.w lr, r6, r2
|
||
80008ba: eb75 0e03 sbcs.w lr, r5, r3
|
||
80008be: bf22 ittt cs
|
||
80008c0: 1ab6 subcs r6, r6, r2
|
||
80008c2: 4675 movcs r5, lr
|
||
80008c4: ea40 009c orrcs.w r0, r0, ip, lsr #2
|
||
80008c8: 085b lsrs r3, r3, #1
|
||
80008ca: ea4f 0232 mov.w r2, r2, rrx
|
||
80008ce: ebb6 0e02 subs.w lr, r6, r2
|
||
80008d2: eb75 0e03 sbcs.w lr, r5, r3
|
||
80008d6: bf22 ittt cs
|
||
80008d8: 1ab6 subcs r6, r6, r2
|
||
80008da: 4675 movcs r5, lr
|
||
80008dc: ea40 00dc orrcs.w r0, r0, ip, lsr #3
|
||
80008e0: ea55 0e06 orrs.w lr, r5, r6
|
||
80008e4: d018 beq.n 8000918 <__aeabi_ddiv+0x114>
|
||
80008e6: ea4f 1505 mov.w r5, r5, lsl #4
|
||
80008ea: ea45 7516 orr.w r5, r5, r6, lsr #28
|
||
80008ee: ea4f 1606 mov.w r6, r6, lsl #4
|
||
80008f2: ea4f 03c3 mov.w r3, r3, lsl #3
|
||
80008f6: ea43 7352 orr.w r3, r3, r2, lsr #29
|
||
80008fa: ea4f 02c2 mov.w r2, r2, lsl #3
|
||
80008fe: ea5f 1c1c movs.w ip, ip, lsr #4
|
||
8000902: d1c0 bne.n 8000886 <__aeabi_ddiv+0x82>
|
||
8000904: f411 1f80 tst.w r1, #1048576 ; 0x100000
|
||
8000908: d10b bne.n 8000922 <__aeabi_ddiv+0x11e>
|
||
800090a: ea41 0100 orr.w r1, r1, r0
|
||
800090e: f04f 0000 mov.w r0, #0
|
||
8000912: f04f 4c00 mov.w ip, #2147483648 ; 0x80000000
|
||
8000916: e7b6 b.n 8000886 <__aeabi_ddiv+0x82>
|
||
8000918: f411 1f80 tst.w r1, #1048576 ; 0x100000
|
||
800091c: bf04 itt eq
|
||
800091e: 4301 orreq r1, r0
|
||
8000920: 2000 moveq r0, #0
|
||
8000922: f1b4 0cfd subs.w ip, r4, #253 ; 0xfd
|
||
8000926: bf88 it hi
|
||
8000928: f5bc 6fe0 cmphi.w ip, #1792 ; 0x700
|
||
800092c: f63f aeaf bhi.w 800068e <__aeabi_dmul+0xde>
|
||
8000930: ebb5 0c03 subs.w ip, r5, r3
|
||
8000934: bf04 itt eq
|
||
8000936: ebb6 0c02 subseq.w ip, r6, r2
|
||
800093a: ea5f 0c50 movseq.w ip, r0, lsr #1
|
||
800093e: f150 0000 adcs.w r0, r0, #0
|
||
8000942: eb41 5104 adc.w r1, r1, r4, lsl #20
|
||
8000946: bd70 pop {r4, r5, r6, pc}
|
||
8000948: f00e 4e00 and.w lr, lr, #2147483648 ; 0x80000000
|
||
800094c: ea4e 3111 orr.w r1, lr, r1, lsr #12
|
||
8000950: eb14 045c adds.w r4, r4, ip, lsr #1
|
||
8000954: bfc2 ittt gt
|
||
8000956: ebd4 050c rsbsgt r5, r4, ip
|
||
800095a: ea41 5104 orrgt.w r1, r1, r4, lsl #20
|
||
800095e: bd70 popgt {r4, r5, r6, pc}
|
||
8000960: f441 1180 orr.w r1, r1, #1048576 ; 0x100000
|
||
8000964: f04f 0e00 mov.w lr, #0
|
||
8000968: 3c01 subs r4, #1
|
||
800096a: e690 b.n 800068e <__aeabi_dmul+0xde>
|
||
800096c: ea45 0e06 orr.w lr, r5, r6
|
||
8000970: e68d b.n 800068e <__aeabi_dmul+0xde>
|
||
8000972: ea0c 5513 and.w r5, ip, r3, lsr #20
|
||
8000976: ea94 0f0c teq r4, ip
|
||
800097a: bf08 it eq
|
||
800097c: ea95 0f0c teqeq r5, ip
|
||
8000980: f43f af3b beq.w 80007fa <__aeabi_dmul+0x24a>
|
||
8000984: ea94 0f0c teq r4, ip
|
||
8000988: d10a bne.n 80009a0 <__aeabi_ddiv+0x19c>
|
||
800098a: ea50 3401 orrs.w r4, r0, r1, lsl #12
|
||
800098e: f47f af34 bne.w 80007fa <__aeabi_dmul+0x24a>
|
||
8000992: ea95 0f0c teq r5, ip
|
||
8000996: f47f af25 bne.w 80007e4 <__aeabi_dmul+0x234>
|
||
800099a: 4610 mov r0, r2
|
||
800099c: 4619 mov r1, r3
|
||
800099e: e72c b.n 80007fa <__aeabi_dmul+0x24a>
|
||
80009a0: ea95 0f0c teq r5, ip
|
||
80009a4: d106 bne.n 80009b4 <__aeabi_ddiv+0x1b0>
|
||
80009a6: ea52 3503 orrs.w r5, r2, r3, lsl #12
|
||
80009aa: f43f aefd beq.w 80007a8 <__aeabi_dmul+0x1f8>
|
||
80009ae: 4610 mov r0, r2
|
||
80009b0: 4619 mov r1, r3
|
||
80009b2: e722 b.n 80007fa <__aeabi_dmul+0x24a>
|
||
80009b4: ea50 0641 orrs.w r6, r0, r1, lsl #1
|
||
80009b8: bf18 it ne
|
||
80009ba: ea52 0643 orrsne.w r6, r2, r3, lsl #1
|
||
80009be: f47f aec5 bne.w 800074c <__aeabi_dmul+0x19c>
|
||
80009c2: ea50 0441 orrs.w r4, r0, r1, lsl #1
|
||
80009c6: f47f af0d bne.w 80007e4 <__aeabi_dmul+0x234>
|
||
80009ca: ea52 0543 orrs.w r5, r2, r3, lsl #1
|
||
80009ce: f47f aeeb bne.w 80007a8 <__aeabi_dmul+0x1f8>
|
||
80009d2: e712 b.n 80007fa <__aeabi_dmul+0x24a>
|
||
|
||
080009d4 <__gedf2>:
|
||
80009d4: f04f 3cff mov.w ip, #4294967295 ; 0xffffffff
|
||
80009d8: e006 b.n 80009e8 <__cmpdf2+0x4>
|
||
80009da: bf00 nop
|
||
|
||
080009dc <__ledf2>:
|
||
80009dc: f04f 0c01 mov.w ip, #1
|
||
80009e0: e002 b.n 80009e8 <__cmpdf2+0x4>
|
||
80009e2: bf00 nop
|
||
|
||
080009e4 <__cmpdf2>:
|
||
80009e4: f04f 0c01 mov.w ip, #1
|
||
80009e8: f84d cd04 str.w ip, [sp, #-4]!
|
||
80009ec: ea4f 0c41 mov.w ip, r1, lsl #1
|
||
80009f0: ea7f 5c6c mvns.w ip, ip, asr #21
|
||
80009f4: ea4f 0c43 mov.w ip, r3, lsl #1
|
||
80009f8: bf18 it ne
|
||
80009fa: ea7f 5c6c mvnsne.w ip, ip, asr #21
|
||
80009fe: d01b beq.n 8000a38 <__cmpdf2+0x54>
|
||
8000a00: b001 add sp, #4
|
||
8000a02: ea50 0c41 orrs.w ip, r0, r1, lsl #1
|
||
8000a06: bf0c ite eq
|
||
8000a08: ea52 0c43 orrseq.w ip, r2, r3, lsl #1
|
||
8000a0c: ea91 0f03 teqne r1, r3
|
||
8000a10: bf02 ittt eq
|
||
8000a12: ea90 0f02 teqeq r0, r2
|
||
8000a16: 2000 moveq r0, #0
|
||
8000a18: 4770 bxeq lr
|
||
8000a1a: f110 0f00 cmn.w r0, #0
|
||
8000a1e: ea91 0f03 teq r1, r3
|
||
8000a22: bf58 it pl
|
||
8000a24: 4299 cmppl r1, r3
|
||
8000a26: bf08 it eq
|
||
8000a28: 4290 cmpeq r0, r2
|
||
8000a2a: bf2c ite cs
|
||
8000a2c: 17d8 asrcs r0, r3, #31
|
||
8000a2e: ea6f 70e3 mvncc.w r0, r3, asr #31
|
||
8000a32: f040 0001 orr.w r0, r0, #1
|
||
8000a36: 4770 bx lr
|
||
8000a38: ea4f 0c41 mov.w ip, r1, lsl #1
|
||
8000a3c: ea7f 5c6c mvns.w ip, ip, asr #21
|
||
8000a40: d102 bne.n 8000a48 <__cmpdf2+0x64>
|
||
8000a42: ea50 3c01 orrs.w ip, r0, r1, lsl #12
|
||
8000a46: d107 bne.n 8000a58 <__cmpdf2+0x74>
|
||
8000a48: ea4f 0c43 mov.w ip, r3, lsl #1
|
||
8000a4c: ea7f 5c6c mvns.w ip, ip, asr #21
|
||
8000a50: d1d6 bne.n 8000a00 <__cmpdf2+0x1c>
|
||
8000a52: ea52 3c03 orrs.w ip, r2, r3, lsl #12
|
||
8000a56: d0d3 beq.n 8000a00 <__cmpdf2+0x1c>
|
||
8000a58: f85d 0b04 ldr.w r0, [sp], #4
|
||
8000a5c: 4770 bx lr
|
||
8000a5e: bf00 nop
|
||
|
||
08000a60 <__aeabi_cdrcmple>:
|
||
8000a60: 4684 mov ip, r0
|
||
8000a62: 4610 mov r0, r2
|
||
8000a64: 4662 mov r2, ip
|
||
8000a66: 468c mov ip, r1
|
||
8000a68: 4619 mov r1, r3
|
||
8000a6a: 4663 mov r3, ip
|
||
8000a6c: e000 b.n 8000a70 <__aeabi_cdcmpeq>
|
||
8000a6e: bf00 nop
|
||
|
||
08000a70 <__aeabi_cdcmpeq>:
|
||
8000a70: b501 push {r0, lr}
|
||
8000a72: f7ff ffb7 bl 80009e4 <__cmpdf2>
|
||
8000a76: 2800 cmp r0, #0
|
||
8000a78: bf48 it mi
|
||
8000a7a: f110 0f00 cmnmi.w r0, #0
|
||
8000a7e: bd01 pop {r0, pc}
|
||
|
||
08000a80 <__aeabi_dcmpeq>:
|
||
8000a80: f84d ed08 str.w lr, [sp, #-8]!
|
||
8000a84: f7ff fff4 bl 8000a70 <__aeabi_cdcmpeq>
|
||
8000a88: bf0c ite eq
|
||
8000a8a: 2001 moveq r0, #1
|
||
8000a8c: 2000 movne r0, #0
|
||
8000a8e: f85d fb08 ldr.w pc, [sp], #8
|
||
8000a92: bf00 nop
|
||
|
||
08000a94 <__aeabi_dcmplt>:
|
||
8000a94: f84d ed08 str.w lr, [sp, #-8]!
|
||
8000a98: f7ff ffea bl 8000a70 <__aeabi_cdcmpeq>
|
||
8000a9c: bf34 ite cc
|
||
8000a9e: 2001 movcc r0, #1
|
||
8000aa0: 2000 movcs r0, #0
|
||
8000aa2: f85d fb08 ldr.w pc, [sp], #8
|
||
8000aa6: bf00 nop
|
||
|
||
08000aa8 <__aeabi_dcmple>:
|
||
8000aa8: f84d ed08 str.w lr, [sp, #-8]!
|
||
8000aac: f7ff ffe0 bl 8000a70 <__aeabi_cdcmpeq>
|
||
8000ab0: bf94 ite ls
|
||
8000ab2: 2001 movls r0, #1
|
||
8000ab4: 2000 movhi r0, #0
|
||
8000ab6: f85d fb08 ldr.w pc, [sp], #8
|
||
8000aba: bf00 nop
|
||
|
||
08000abc <__aeabi_dcmpge>:
|
||
8000abc: f84d ed08 str.w lr, [sp, #-8]!
|
||
8000ac0: f7ff ffce bl 8000a60 <__aeabi_cdrcmple>
|
||
8000ac4: bf94 ite ls
|
||
8000ac6: 2001 movls r0, #1
|
||
8000ac8: 2000 movhi r0, #0
|
||
8000aca: f85d fb08 ldr.w pc, [sp], #8
|
||
8000ace: bf00 nop
|
||
|
||
08000ad0 <__aeabi_dcmpgt>:
|
||
8000ad0: f84d ed08 str.w lr, [sp, #-8]!
|
||
8000ad4: f7ff ffc4 bl 8000a60 <__aeabi_cdrcmple>
|
||
8000ad8: bf34 ite cc
|
||
8000ada: 2001 movcc r0, #1
|
||
8000adc: 2000 movcs r0, #0
|
||
8000ade: f85d fb08 ldr.w pc, [sp], #8
|
||
8000ae2: bf00 nop
|
||
|
||
08000ae4 <__aeabi_dcmpun>:
|
||
8000ae4: ea4f 0c41 mov.w ip, r1, lsl #1
|
||
8000ae8: ea7f 5c6c mvns.w ip, ip, asr #21
|
||
8000aec: d102 bne.n 8000af4 <__aeabi_dcmpun+0x10>
|
||
8000aee: ea50 3c01 orrs.w ip, r0, r1, lsl #12
|
||
8000af2: d10a bne.n 8000b0a <__aeabi_dcmpun+0x26>
|
||
8000af4: ea4f 0c43 mov.w ip, r3, lsl #1
|
||
8000af8: ea7f 5c6c mvns.w ip, ip, asr #21
|
||
8000afc: d102 bne.n 8000b04 <__aeabi_dcmpun+0x20>
|
||
8000afe: ea52 3c03 orrs.w ip, r2, r3, lsl #12
|
||
8000b02: d102 bne.n 8000b0a <__aeabi_dcmpun+0x26>
|
||
8000b04: f04f 0000 mov.w r0, #0
|
||
8000b08: 4770 bx lr
|
||
8000b0a: f04f 0001 mov.w r0, #1
|
||
8000b0e: 4770 bx lr
|
||
|
||
08000b10 <__aeabi_d2iz>:
|
||
8000b10: ea4f 0241 mov.w r2, r1, lsl #1
|
||
8000b14: f512 1200 adds.w r2, r2, #2097152 ; 0x200000
|
||
8000b18: d215 bcs.n 8000b46 <__aeabi_d2iz+0x36>
|
||
8000b1a: d511 bpl.n 8000b40 <__aeabi_d2iz+0x30>
|
||
8000b1c: f46f 7378 mvn.w r3, #992 ; 0x3e0
|
||
8000b20: ebb3 5262 subs.w r2, r3, r2, asr #21
|
||
8000b24: d912 bls.n 8000b4c <__aeabi_d2iz+0x3c>
|
||
8000b26: ea4f 23c1 mov.w r3, r1, lsl #11
|
||
8000b2a: f043 4300 orr.w r3, r3, #2147483648 ; 0x80000000
|
||
8000b2e: ea43 5350 orr.w r3, r3, r0, lsr #21
|
||
8000b32: f011 4f00 tst.w r1, #2147483648 ; 0x80000000
|
||
8000b36: fa23 f002 lsr.w r0, r3, r2
|
||
8000b3a: bf18 it ne
|
||
8000b3c: 4240 negne r0, r0
|
||
8000b3e: 4770 bx lr
|
||
8000b40: f04f 0000 mov.w r0, #0
|
||
8000b44: 4770 bx lr
|
||
8000b46: ea50 3001 orrs.w r0, r0, r1, lsl #12
|
||
8000b4a: d105 bne.n 8000b58 <__aeabi_d2iz+0x48>
|
||
8000b4c: f011 4000 ands.w r0, r1, #2147483648 ; 0x80000000
|
||
8000b50: bf08 it eq
|
||
8000b52: f06f 4000 mvneq.w r0, #2147483648 ; 0x80000000
|
||
8000b56: 4770 bx lr
|
||
8000b58: f04f 0000 mov.w r0, #0
|
||
8000b5c: 4770 bx lr
|
||
8000b5e: bf00 nop
|
||
|
||
08000b60 <main>:
|
||
/**
|
||
* @brief The application entry point.
|
||
* @retval int
|
||
*/
|
||
int main(void)
|
||
{
|
||
8000b60: b580 push {r7, lr}
|
||
8000b62: af00 add r7, sp, #0
|
||
/* USER CODE END 1 */
|
||
|
||
/* MCU Configuration--------------------------------------------------------*/
|
||
|
||
/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
|
||
HAL_Init();
|
||
8000b64: f000 fab2 bl 80010cc <HAL_Init>
|
||
/* USER CODE BEGIN Init */
|
||
|
||
/* USER CODE END Init */
|
||
|
||
/* Configure the system clock */
|
||
SystemClock_Config();
|
||
8000b68: f000 f807 bl 8000b7a <SystemClock_Config>
|
||
/* USER CODE BEGIN SysInit */
|
||
|
||
/* USER CODE END SysInit */
|
||
|
||
/* Initialize all configured peripherals */
|
||
MX_GPIO_Init();
|
||
8000b6c: f000 f84a bl 8000c04 <MX_GPIO_Init>
|
||
MX_FSMC_Init();
|
||
8000b70: f000 f89e bl 8000cb0 <MX_FSMC_Init>
|
||
/* USER CODE BEGIN 2 */
|
||
main_app();
|
||
8000b74: f001 ffa8 bl 8002ac8 <main_app>
|
||
/* USER CODE END 2 */
|
||
|
||
/* Infinite loop */
|
||
/* USER CODE BEGIN WHILE */
|
||
while (1)
|
||
8000b78: e7fe b.n 8000b78 <main+0x18>
|
||
|
||
08000b7a <SystemClock_Config>:
|
||
/**
|
||
* @brief System Clock Configuration
|
||
* @retval None
|
||
*/
|
||
void SystemClock_Config(void)
|
||
{
|
||
8000b7a: b580 push {r7, lr}
|
||
8000b7c: b090 sub sp, #64 ; 0x40
|
||
8000b7e: af00 add r7, sp, #0
|
||
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
|
||
8000b80: f107 0318 add.w r3, r7, #24
|
||
8000b84: 2228 movs r2, #40 ; 0x28
|
||
8000b86: 2100 movs r1, #0
|
||
8000b88: 4618 mov r0, r3
|
||
8000b8a: f002 f993 bl 8002eb4 <memset>
|
||
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
|
||
8000b8e: 1d3b adds r3, r7, #4
|
||
8000b90: 2200 movs r2, #0
|
||
8000b92: 601a str r2, [r3, #0]
|
||
8000b94: 605a str r2, [r3, #4]
|
||
8000b96: 609a str r2, [r3, #8]
|
||
8000b98: 60da str r2, [r3, #12]
|
||
8000b9a: 611a str r2, [r3, #16]
|
||
|
||
/** Initializes the RCC Oscillators according to the specified parameters
|
||
* in the RCC_OscInitTypeDef structure.
|
||
*/
|
||
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
|
||
8000b9c: 2301 movs r3, #1
|
||
8000b9e: 61bb str r3, [r7, #24]
|
||
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
|
||
8000ba0: f44f 3380 mov.w r3, #65536 ; 0x10000
|
||
8000ba4: 61fb str r3, [r7, #28]
|
||
RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
|
||
8000ba6: 2300 movs r3, #0
|
||
8000ba8: 623b str r3, [r7, #32]
|
||
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
|
||
8000baa: 2301 movs r3, #1
|
||
8000bac: 62bb str r3, [r7, #40] ; 0x28
|
||
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
||
8000bae: 2302 movs r3, #2
|
||
8000bb0: 637b str r3, [r7, #52] ; 0x34
|
||
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
|
||
8000bb2: f44f 3380 mov.w r3, #65536 ; 0x10000
|
||
8000bb6: 63bb str r3, [r7, #56] ; 0x38
|
||
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
|
||
8000bb8: f44f 13e0 mov.w r3, #1835008 ; 0x1c0000
|
||
8000bbc: 63fb str r3, [r7, #60] ; 0x3c
|
||
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
||
8000bbe: f107 0318 add.w r3, r7, #24
|
||
8000bc2: 4618 mov r0, r3
|
||
8000bc4: f000 fd98 bl 80016f8 <HAL_RCC_OscConfig>
|
||
8000bc8: 4603 mov r3, r0
|
||
8000bca: 2b00 cmp r3, #0
|
||
8000bcc: d001 beq.n 8000bd2 <SystemClock_Config+0x58>
|
||
{
|
||
Error_Handler();
|
||
8000bce: f000 f8d3 bl 8000d78 <Error_Handler>
|
||
}
|
||
/** Initializes the CPU, AHB and APB buses clocks
|
||
*/
|
||
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
||
8000bd2: 230f movs r3, #15
|
||
8000bd4: 607b str r3, [r7, #4]
|
||
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
|
||
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
||
8000bd6: 2302 movs r3, #2
|
||
8000bd8: 60bb str r3, [r7, #8]
|
||
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
||
8000bda: 2300 movs r3, #0
|
||
8000bdc: 60fb str r3, [r7, #12]
|
||
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
|
||
8000bde: f44f 6380 mov.w r3, #1024 ; 0x400
|
||
8000be2: 613b str r3, [r7, #16]
|
||
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
||
8000be4: 2300 movs r3, #0
|
||
8000be6: 617b str r3, [r7, #20]
|
||
|
||
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
|
||
8000be8: 1d3b adds r3, r7, #4
|
||
8000bea: 2102 movs r1, #2
|
||
8000bec: 4618 mov r0, r3
|
||
8000bee: f001 f803 bl 8001bf8 <HAL_RCC_ClockConfig>
|
||
8000bf2: 4603 mov r3, r0
|
||
8000bf4: 2b00 cmp r3, #0
|
||
8000bf6: d001 beq.n 8000bfc <SystemClock_Config+0x82>
|
||
{
|
||
Error_Handler();
|
||
8000bf8: f000 f8be bl 8000d78 <Error_Handler>
|
||
}
|
||
}
|
||
8000bfc: bf00 nop
|
||
8000bfe: 3740 adds r7, #64 ; 0x40
|
||
8000c00: 46bd mov sp, r7
|
||
8000c02: bd80 pop {r7, pc}
|
||
|
||
08000c04 <MX_GPIO_Init>:
|
||
* @brief GPIO Initialization Function
|
||
* @param None
|
||
* @retval None
|
||
*/
|
||
static void MX_GPIO_Init(void)
|
||
{
|
||
8000c04: b580 push {r7, lr}
|
||
8000c06: b088 sub sp, #32
|
||
8000c08: af00 add r7, sp, #0
|
||
GPIO_InitTypeDef GPIO_InitStruct = {0};
|
||
8000c0a: f107 0310 add.w r3, r7, #16
|
||
8000c0e: 2200 movs r2, #0
|
||
8000c10: 601a str r2, [r3, #0]
|
||
8000c12: 605a str r2, [r3, #4]
|
||
8000c14: 609a str r2, [r3, #8]
|
||
8000c16: 60da str r2, [r3, #12]
|
||
|
||
/* GPIO Ports Clock Enable */
|
||
__HAL_RCC_GPIOB_CLK_ENABLE();
|
||
8000c18: 4b23 ldr r3, [pc, #140] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c1a: 699b ldr r3, [r3, #24]
|
||
8000c1c: 4a22 ldr r2, [pc, #136] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c1e: f043 0308 orr.w r3, r3, #8
|
||
8000c22: 6193 str r3, [r2, #24]
|
||
8000c24: 4b20 ldr r3, [pc, #128] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c26: 699b ldr r3, [r3, #24]
|
||
8000c28: f003 0308 and.w r3, r3, #8
|
||
8000c2c: 60fb str r3, [r7, #12]
|
||
8000c2e: 68fb ldr r3, [r7, #12]
|
||
__HAL_RCC_GPIOG_CLK_ENABLE();
|
||
8000c30: 4b1d ldr r3, [pc, #116] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c32: 699b ldr r3, [r3, #24]
|
||
8000c34: 4a1c ldr r2, [pc, #112] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c36: f443 7380 orr.w r3, r3, #256 ; 0x100
|
||
8000c3a: 6193 str r3, [r2, #24]
|
||
8000c3c: 4b1a ldr r3, [pc, #104] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c3e: 699b ldr r3, [r3, #24]
|
||
8000c40: f403 7380 and.w r3, r3, #256 ; 0x100
|
||
8000c44: 60bb str r3, [r7, #8]
|
||
8000c46: 68bb ldr r3, [r7, #8]
|
||
__HAL_RCC_GPIOE_CLK_ENABLE();
|
||
8000c48: 4b17 ldr r3, [pc, #92] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c4a: 699b ldr r3, [r3, #24]
|
||
8000c4c: 4a16 ldr r2, [pc, #88] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c4e: f043 0340 orr.w r3, r3, #64 ; 0x40
|
||
8000c52: 6193 str r3, [r2, #24]
|
||
8000c54: 4b14 ldr r3, [pc, #80] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c56: 699b ldr r3, [r3, #24]
|
||
8000c58: f003 0340 and.w r3, r3, #64 ; 0x40
|
||
8000c5c: 607b str r3, [r7, #4]
|
||
8000c5e: 687b ldr r3, [r7, #4]
|
||
__HAL_RCC_GPIOD_CLK_ENABLE();
|
||
8000c60: 4b11 ldr r3, [pc, #68] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c62: 699b ldr r3, [r3, #24]
|
||
8000c64: 4a10 ldr r2, [pc, #64] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c66: f043 0320 orr.w r3, r3, #32
|
||
8000c6a: 6193 str r3, [r2, #24]
|
||
8000c6c: 4b0e ldr r3, [pc, #56] ; (8000ca8 <MX_GPIO_Init+0xa4>)
|
||
8000c6e: 699b ldr r3, [r3, #24]
|
||
8000c70: f003 0320 and.w r3, r3, #32
|
||
8000c74: 603b str r3, [r7, #0]
|
||
8000c76: 683b ldr r3, [r7, #0]
|
||
|
||
/*Configure GPIO pin Output Level */
|
||
HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
|
||
8000c78: 2200 movs r2, #0
|
||
8000c7a: 2101 movs r1, #1
|
||
8000c7c: 480b ldr r0, [pc, #44] ; (8000cac <MX_GPIO_Init+0xa8>)
|
||
8000c7e: f000 fd23 bl 80016c8 <HAL_GPIO_WritePin>
|
||
|
||
/*Configure GPIO pin : LCD_BL_Pin */
|
||
GPIO_InitStruct.Pin = LCD_BL_Pin;
|
||
8000c82: 2301 movs r3, #1
|
||
8000c84: 613b str r3, [r7, #16]
|
||
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
|
||
8000c86: 2301 movs r3, #1
|
||
8000c88: 617b str r3, [r7, #20]
|
||
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
||
8000c8a: 2300 movs r3, #0
|
||
8000c8c: 61bb str r3, [r7, #24]
|
||
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
||
8000c8e: 2302 movs r3, #2
|
||
8000c90: 61fb str r3, [r7, #28]
|
||
HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
|
||
8000c92: f107 0310 add.w r3, r7, #16
|
||
8000c96: 4619 mov r1, r3
|
||
8000c98: 4804 ldr r0, [pc, #16] ; (8000cac <MX_GPIO_Init+0xa8>)
|
||
8000c9a: f000 fb81 bl 80013a0 <HAL_GPIO_Init>
|
||
|
||
}
|
||
8000c9e: bf00 nop
|
||
8000ca0: 3720 adds r7, #32
|
||
8000ca2: 46bd mov sp, r7
|
||
8000ca4: bd80 pop {r7, pc}
|
||
8000ca6: bf00 nop
|
||
8000ca8: 40021000 .word 0x40021000
|
||
8000cac: 40010c00 .word 0x40010c00
|
||
|
||
08000cb0 <MX_FSMC_Init>:
|
||
|
||
/* FSMC initialization function */
|
||
static void MX_FSMC_Init(void)
|
||
{
|
||
8000cb0: b580 push {r7, lr}
|
||
8000cb2: b088 sub sp, #32
|
||
8000cb4: af00 add r7, sp, #0
|
||
|
||
/* USER CODE BEGIN FSMC_Init 0 */
|
||
|
||
/* USER CODE END FSMC_Init 0 */
|
||
|
||
FSMC_NORSRAM_TimingTypeDef Timing = {0};
|
||
8000cb6: 1d3b adds r3, r7, #4
|
||
8000cb8: 2200 movs r2, #0
|
||
8000cba: 601a str r2, [r3, #0]
|
||
8000cbc: 605a str r2, [r3, #4]
|
||
8000cbe: 609a str r2, [r3, #8]
|
||
8000cc0: 60da str r2, [r3, #12]
|
||
8000cc2: 611a str r2, [r3, #16]
|
||
8000cc4: 615a str r2, [r3, #20]
|
||
8000cc6: 619a str r2, [r3, #24]
|
||
|
||
/* USER CODE END FSMC_Init 1 */
|
||
|
||
/** Perform the SRAM1 memory initialization sequence
|
||
*/
|
||
hsram1.Instance = FSMC_NORSRAM_DEVICE;
|
||
8000cc8: 4b28 ldr r3, [pc, #160] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cca: f04f 4220 mov.w r2, #2684354560 ; 0xa0000000
|
||
8000cce: 601a str r2, [r3, #0]
|
||
hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
|
||
8000cd0: 4b26 ldr r3, [pc, #152] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cd2: 4a27 ldr r2, [pc, #156] ; (8000d70 <MX_FSMC_Init+0xc0>)
|
||
8000cd4: 605a str r2, [r3, #4]
|
||
/* hsram1.Init */
|
||
hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
|
||
8000cd6: 4b25 ldr r3, [pc, #148] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cd8: 2206 movs r2, #6
|
||
8000cda: 609a str r2, [r3, #8]
|
||
hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
|
||
8000cdc: 4b23 ldr r3, [pc, #140] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cde: 2200 movs r2, #0
|
||
8000ce0: 60da str r2, [r3, #12]
|
||
hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
|
||
8000ce2: 4b22 ldr r3, [pc, #136] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000ce4: 2200 movs r2, #0
|
||
8000ce6: 611a str r2, [r3, #16]
|
||
hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
|
||
8000ce8: 4b20 ldr r3, [pc, #128] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cea: 2210 movs r2, #16
|
||
8000cec: 615a str r2, [r3, #20]
|
||
hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
|
||
8000cee: 4b1f ldr r3, [pc, #124] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cf0: 2200 movs r2, #0
|
||
8000cf2: 619a str r2, [r3, #24]
|
||
hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
|
||
8000cf4: 4b1d ldr r3, [pc, #116] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cf6: 2200 movs r2, #0
|
||
8000cf8: 61da str r2, [r3, #28]
|
||
hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
|
||
8000cfa: 4b1c ldr r3, [pc, #112] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000cfc: 2200 movs r2, #0
|
||
8000cfe: 621a str r2, [r3, #32]
|
||
hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
|
||
8000d00: 4b1a ldr r3, [pc, #104] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000d02: 2200 movs r2, #0
|
||
8000d04: 625a str r2, [r3, #36] ; 0x24
|
||
hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
|
||
8000d06: 4b19 ldr r3, [pc, #100] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000d08: f44f 5280 mov.w r2, #4096 ; 0x1000
|
||
8000d0c: 629a str r2, [r3, #40] ; 0x28
|
||
hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
|
||
8000d0e: 4b17 ldr r3, [pc, #92] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000d10: 2200 movs r2, #0
|
||
8000d12: 62da str r2, [r3, #44] ; 0x2c
|
||
hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
|
||
8000d14: 4b15 ldr r3, [pc, #84] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000d16: 2200 movs r2, #0
|
||
8000d18: 631a str r2, [r3, #48] ; 0x30
|
||
hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
|
||
8000d1a: 4b14 ldr r3, [pc, #80] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000d1c: 2200 movs r2, #0
|
||
8000d1e: 635a str r2, [r3, #52] ; 0x34
|
||
hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
|
||
8000d20: 4b12 ldr r3, [pc, #72] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000d22: 2200 movs r2, #0
|
||
8000d24: 639a str r2, [r3, #56] ; 0x38
|
||
/* Timing */
|
||
Timing.AddressSetupTime = 0;
|
||
8000d26: 2300 movs r3, #0
|
||
8000d28: 607b str r3, [r7, #4]
|
||
Timing.AddressHoldTime = 15;
|
||
8000d2a: 230f movs r3, #15
|
||
8000d2c: 60bb str r3, [r7, #8]
|
||
Timing.DataSetupTime = 1;
|
||
8000d2e: 2301 movs r3, #1
|
||
8000d30: 60fb str r3, [r7, #12]
|
||
Timing.BusTurnAroundDuration = 0;
|
||
8000d32: 2300 movs r3, #0
|
||
8000d34: 613b str r3, [r7, #16]
|
||
Timing.CLKDivision = 16;
|
||
8000d36: 2310 movs r3, #16
|
||
8000d38: 617b str r3, [r7, #20]
|
||
Timing.DataLatency = 17;
|
||
8000d3a: 2311 movs r3, #17
|
||
8000d3c: 61bb str r3, [r7, #24]
|
||
Timing.AccessMode = FSMC_ACCESS_MODE_A;
|
||
8000d3e: 2300 movs r3, #0
|
||
8000d40: 61fb str r3, [r7, #28]
|
||
/* ExtTiming */
|
||
|
||
if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
|
||
8000d42: 1d3b adds r3, r7, #4
|
||
8000d44: 2200 movs r2, #0
|
||
8000d46: 4619 mov r1, r3
|
||
8000d48: 4808 ldr r0, [pc, #32] ; (8000d6c <MX_FSMC_Init+0xbc>)
|
||
8000d4a: f001 f8bd bl 8001ec8 <HAL_SRAM_Init>
|
||
8000d4e: 4603 mov r3, r0
|
||
8000d50: 2b00 cmp r3, #0
|
||
8000d52: d001 beq.n 8000d58 <MX_FSMC_Init+0xa8>
|
||
{
|
||
Error_Handler( );
|
||
8000d54: f000 f810 bl 8000d78 <Error_Handler>
|
||
}
|
||
|
||
/** Disconnect NADV
|
||
*/
|
||
|
||
__HAL_AFIO_FSMCNADV_DISCONNECTED();
|
||
8000d58: 4b06 ldr r3, [pc, #24] ; (8000d74 <MX_FSMC_Init+0xc4>)
|
||
8000d5a: 69db ldr r3, [r3, #28]
|
||
8000d5c: 4a05 ldr r2, [pc, #20] ; (8000d74 <MX_FSMC_Init+0xc4>)
|
||
8000d5e: f443 6380 orr.w r3, r3, #1024 ; 0x400
|
||
8000d62: 61d3 str r3, [r2, #28]
|
||
|
||
/* USER CODE BEGIN FSMC_Init 2 */
|
||
|
||
/* USER CODE END FSMC_Init 2 */
|
||
}
|
||
8000d64: bf00 nop
|
||
8000d66: 3720 adds r7, #32
|
||
8000d68: 46bd mov sp, r7
|
||
8000d6a: bd80 pop {r7, pc}
|
||
8000d6c: 20000208 .word 0x20000208
|
||
8000d70: a0000104 .word 0xa0000104
|
||
8000d74: 40010000 .word 0x40010000
|
||
|
||
08000d78 <Error_Handler>:
|
||
/**
|
||
* @brief This function is executed in case of error occurrence.
|
||
* @retval None
|
||
*/
|
||
void Error_Handler(void)
|
||
{
|
||
8000d78: b480 push {r7}
|
||
8000d7a: af00 add r7, sp, #0
|
||
\details Disables IRQ interrupts by setting the I-bit in the CPSR.
|
||
Can only be executed in Privileged modes.
|
||
*/
|
||
__STATIC_FORCEINLINE void __disable_irq(void)
|
||
{
|
||
__ASM volatile ("cpsid i" : : : "memory");
|
||
8000d7c: b672 cpsid i
|
||
}
|
||
8000d7e: bf00 nop
|
||
/* USER CODE BEGIN Error_Handler_Debug */
|
||
/* User can add his own implementation to report the HAL error return state */
|
||
__disable_irq();
|
||
while (1)
|
||
8000d80: e7fe b.n 8000d80 <Error_Handler+0x8>
|
||
...
|
||
|
||
08000d84 <HAL_MspInit>:
|
||
/* USER CODE END 0 */
|
||
/**
|
||
* Initializes the Global MSP.
|
||
*/
|
||
void HAL_MspInit(void)
|
||
{
|
||
8000d84: b480 push {r7}
|
||
8000d86: b085 sub sp, #20
|
||
8000d88: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN MspInit 0 */
|
||
|
||
/* USER CODE END MspInit 0 */
|
||
|
||
__HAL_RCC_AFIO_CLK_ENABLE();
|
||
8000d8a: 4b15 ldr r3, [pc, #84] ; (8000de0 <HAL_MspInit+0x5c>)
|
||
8000d8c: 699b ldr r3, [r3, #24]
|
||
8000d8e: 4a14 ldr r2, [pc, #80] ; (8000de0 <HAL_MspInit+0x5c>)
|
||
8000d90: f043 0301 orr.w r3, r3, #1
|
||
8000d94: 6193 str r3, [r2, #24]
|
||
8000d96: 4b12 ldr r3, [pc, #72] ; (8000de0 <HAL_MspInit+0x5c>)
|
||
8000d98: 699b ldr r3, [r3, #24]
|
||
8000d9a: f003 0301 and.w r3, r3, #1
|
||
8000d9e: 60bb str r3, [r7, #8]
|
||
8000da0: 68bb ldr r3, [r7, #8]
|
||
__HAL_RCC_PWR_CLK_ENABLE();
|
||
8000da2: 4b0f ldr r3, [pc, #60] ; (8000de0 <HAL_MspInit+0x5c>)
|
||
8000da4: 69db ldr r3, [r3, #28]
|
||
8000da6: 4a0e ldr r2, [pc, #56] ; (8000de0 <HAL_MspInit+0x5c>)
|
||
8000da8: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000
|
||
8000dac: 61d3 str r3, [r2, #28]
|
||
8000dae: 4b0c ldr r3, [pc, #48] ; (8000de0 <HAL_MspInit+0x5c>)
|
||
8000db0: 69db ldr r3, [r3, #28]
|
||
8000db2: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
|
||
8000db6: 607b str r3, [r7, #4]
|
||
8000db8: 687b ldr r3, [r7, #4]
|
||
|
||
/* System interrupt init*/
|
||
|
||
/** DISABLE: JTAG-DP Disabled and SW-DP Disabled
|
||
*/
|
||
__HAL_AFIO_REMAP_SWJ_DISABLE();
|
||
8000dba: 4b0a ldr r3, [pc, #40] ; (8000de4 <HAL_MspInit+0x60>)
|
||
8000dbc: 685b ldr r3, [r3, #4]
|
||
8000dbe: 60fb str r3, [r7, #12]
|
||
8000dc0: 68fb ldr r3, [r7, #12]
|
||
8000dc2: f023 63e0 bic.w r3, r3, #117440512 ; 0x7000000
|
||
8000dc6: 60fb str r3, [r7, #12]
|
||
8000dc8: 68fb ldr r3, [r7, #12]
|
||
8000dca: f043 6380 orr.w r3, r3, #67108864 ; 0x4000000
|
||
8000dce: 60fb str r3, [r7, #12]
|
||
8000dd0: 4a04 ldr r2, [pc, #16] ; (8000de4 <HAL_MspInit+0x60>)
|
||
8000dd2: 68fb ldr r3, [r7, #12]
|
||
8000dd4: 6053 str r3, [r2, #4]
|
||
|
||
/* USER CODE BEGIN MspInit 1 */
|
||
|
||
/* USER CODE END MspInit 1 */
|
||
}
|
||
8000dd6: bf00 nop
|
||
8000dd8: 3714 adds r7, #20
|
||
8000dda: 46bd mov sp, r7
|
||
8000ddc: bc80 pop {r7}
|
||
8000dde: 4770 bx lr
|
||
8000de0: 40021000 .word 0x40021000
|
||
8000de4: 40010000 .word 0x40010000
|
||
|
||
08000de8 <HAL_FSMC_MspInit>:
|
||
|
||
static uint32_t FSMC_Initialized = 0;
|
||
|
||
static void HAL_FSMC_MspInit(void){
|
||
8000de8: b580 push {r7, lr}
|
||
8000dea: b086 sub sp, #24
|
||
8000dec: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN FSMC_MspInit 0 */
|
||
|
||
/* USER CODE END FSMC_MspInit 0 */
|
||
GPIO_InitTypeDef GPIO_InitStruct ={0};
|
||
8000dee: f107 0308 add.w r3, r7, #8
|
||
8000df2: 2200 movs r2, #0
|
||
8000df4: 601a str r2, [r3, #0]
|
||
8000df6: 605a str r2, [r3, #4]
|
||
8000df8: 609a str r2, [r3, #8]
|
||
8000dfa: 60da str r2, [r3, #12]
|
||
if (FSMC_Initialized) {
|
||
8000dfc: 4b1f ldr r3, [pc, #124] ; (8000e7c <HAL_FSMC_MspInit+0x94>)
|
||
8000dfe: 681b ldr r3, [r3, #0]
|
||
8000e00: 2b00 cmp r3, #0
|
||
8000e02: d136 bne.n 8000e72 <HAL_FSMC_MspInit+0x8a>
|
||
return;
|
||
}
|
||
FSMC_Initialized = 1;
|
||
8000e04: 4b1d ldr r3, [pc, #116] ; (8000e7c <HAL_FSMC_MspInit+0x94>)
|
||
8000e06: 2201 movs r2, #1
|
||
8000e08: 601a str r2, [r3, #0]
|
||
|
||
/* Peripheral clock enable */
|
||
__HAL_RCC_FSMC_CLK_ENABLE();
|
||
8000e0a: 4b1d ldr r3, [pc, #116] ; (8000e80 <HAL_FSMC_MspInit+0x98>)
|
||
8000e0c: 695b ldr r3, [r3, #20]
|
||
8000e0e: 4a1c ldr r2, [pc, #112] ; (8000e80 <HAL_FSMC_MspInit+0x98>)
|
||
8000e10: f443 7380 orr.w r3, r3, #256 ; 0x100
|
||
8000e14: 6153 str r3, [r2, #20]
|
||
8000e16: 4b1a ldr r3, [pc, #104] ; (8000e80 <HAL_FSMC_MspInit+0x98>)
|
||
8000e18: 695b ldr r3, [r3, #20]
|
||
8000e1a: f403 7380 and.w r3, r3, #256 ; 0x100
|
||
8000e1e: 607b str r3, [r7, #4]
|
||
8000e20: 687b ldr r3, [r7, #4]
|
||
PD1 ------> FSMC_D3
|
||
PD4 ------> FSMC_NOE
|
||
PD5 ------> FSMC_NWE
|
||
PG12 ------> FSMC_NE4
|
||
*/
|
||
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
|
||
8000e22: f241 0301 movw r3, #4097 ; 0x1001
|
||
8000e26: 60bb str r3, [r7, #8]
|
||
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
||
8000e28: 2302 movs r3, #2
|
||
8000e2a: 60fb str r3, [r7, #12]
|
||
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
|
||
8000e2c: 2303 movs r3, #3
|
||
8000e2e: 617b str r3, [r7, #20]
|
||
HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
|
||
8000e30: f107 0308 add.w r3, r7, #8
|
||
8000e34: 4619 mov r1, r3
|
||
8000e36: 4813 ldr r0, [pc, #76] ; (8000e84 <HAL_FSMC_MspInit+0x9c>)
|
||
8000e38: f000 fab2 bl 80013a0 <HAL_GPIO_Init>
|
||
|
||
GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
|
||
8000e3c: f64f 7380 movw r3, #65408 ; 0xff80
|
||
8000e40: 60bb str r3, [r7, #8]
|
||
|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
|
||
|GPIO_PIN_15;
|
||
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
||
8000e42: 2302 movs r3, #2
|
||
8000e44: 60fb str r3, [r7, #12]
|
||
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
|
||
8000e46: 2303 movs r3, #3
|
||
8000e48: 617b str r3, [r7, #20]
|
||
HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
|
||
8000e4a: f107 0308 add.w r3, r7, #8
|
||
8000e4e: 4619 mov r1, r3
|
||
8000e50: 480d ldr r0, [pc, #52] ; (8000e88 <HAL_FSMC_MspInit+0xa0>)
|
||
8000e52: f000 faa5 bl 80013a0 <HAL_GPIO_Init>
|
||
|
||
GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
|
||
8000e56: f24c 7333 movw r3, #50995 ; 0xc733
|
||
8000e5a: 60bb str r3, [r7, #8]
|
||
|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
|
||
|GPIO_PIN_5;
|
||
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
||
8000e5c: 2302 movs r3, #2
|
||
8000e5e: 60fb str r3, [r7, #12]
|
||
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
|
||
8000e60: 2303 movs r3, #3
|
||
8000e62: 617b str r3, [r7, #20]
|
||
HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
|
||
8000e64: f107 0308 add.w r3, r7, #8
|
||
8000e68: 4619 mov r1, r3
|
||
8000e6a: 4808 ldr r0, [pc, #32] ; (8000e8c <HAL_FSMC_MspInit+0xa4>)
|
||
8000e6c: f000 fa98 bl 80013a0 <HAL_GPIO_Init>
|
||
8000e70: e000 b.n 8000e74 <HAL_FSMC_MspInit+0x8c>
|
||
return;
|
||
8000e72: bf00 nop
|
||
|
||
/* USER CODE BEGIN FSMC_MspInit 1 */
|
||
|
||
/* USER CODE END FSMC_MspInit 1 */
|
||
}
|
||
8000e74: 3718 adds r7, #24
|
||
8000e76: 46bd mov sp, r7
|
||
8000e78: bd80 pop {r7, pc}
|
||
8000e7a: bf00 nop
|
||
8000e7c: 200001f8 .word 0x200001f8
|
||
8000e80: 40021000 .word 0x40021000
|
||
8000e84: 40012000 .word 0x40012000
|
||
8000e88: 40011800 .word 0x40011800
|
||
8000e8c: 40011400 .word 0x40011400
|
||
|
||
08000e90 <HAL_SRAM_MspInit>:
|
||
|
||
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
|
||
8000e90: b580 push {r7, lr}
|
||
8000e92: b082 sub sp, #8
|
||
8000e94: af00 add r7, sp, #0
|
||
8000e96: 6078 str r0, [r7, #4]
|
||
/* USER CODE BEGIN SRAM_MspInit 0 */
|
||
|
||
/* USER CODE END SRAM_MspInit 0 */
|
||
HAL_FSMC_MspInit();
|
||
8000e98: f7ff ffa6 bl 8000de8 <HAL_FSMC_MspInit>
|
||
/* USER CODE BEGIN SRAM_MspInit 1 */
|
||
|
||
/* USER CODE END SRAM_MspInit 1 */
|
||
}
|
||
8000e9c: bf00 nop
|
||
8000e9e: 3708 adds r7, #8
|
||
8000ea0: 46bd mov sp, r7
|
||
8000ea2: bd80 pop {r7, pc}
|
||
|
||
08000ea4 <NMI_Handler>:
|
||
/******************************************************************************/
|
||
/**
|
||
* @brief This function handles Non maskable interrupt.
|
||
*/
|
||
void NMI_Handler(void)
|
||
{
|
||
8000ea4: b480 push {r7}
|
||
8000ea6: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN NonMaskableInt_IRQn 0 */
|
||
|
||
/* USER CODE END NonMaskableInt_IRQn 0 */
|
||
/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
|
||
while (1)
|
||
8000ea8: e7fe b.n 8000ea8 <NMI_Handler+0x4>
|
||
|
||
08000eaa <HardFault_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles Hard fault interrupt.
|
||
*/
|
||
void HardFault_Handler(void)
|
||
{
|
||
8000eaa: b480 push {r7}
|
||
8000eac: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN HardFault_IRQn 0 */
|
||
|
||
/* USER CODE END HardFault_IRQn 0 */
|
||
while (1)
|
||
8000eae: e7fe b.n 8000eae <HardFault_Handler+0x4>
|
||
|
||
08000eb0 <MemManage_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles Memory management fault.
|
||
*/
|
||
void MemManage_Handler(void)
|
||
{
|
||
8000eb0: b480 push {r7}
|
||
8000eb2: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN MemoryManagement_IRQn 0 */
|
||
|
||
/* USER CODE END MemoryManagement_IRQn 0 */
|
||
while (1)
|
||
8000eb4: e7fe b.n 8000eb4 <MemManage_Handler+0x4>
|
||
|
||
08000eb6 <BusFault_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles Prefetch fault, memory access fault.
|
||
*/
|
||
void BusFault_Handler(void)
|
||
{
|
||
8000eb6: b480 push {r7}
|
||
8000eb8: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN BusFault_IRQn 0 */
|
||
|
||
/* USER CODE END BusFault_IRQn 0 */
|
||
while (1)
|
||
8000eba: e7fe b.n 8000eba <BusFault_Handler+0x4>
|
||
|
||
08000ebc <UsageFault_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles Undefined instruction or illegal state.
|
||
*/
|
||
void UsageFault_Handler(void)
|
||
{
|
||
8000ebc: b480 push {r7}
|
||
8000ebe: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN UsageFault_IRQn 0 */
|
||
|
||
/* USER CODE END UsageFault_IRQn 0 */
|
||
while (1)
|
||
8000ec0: e7fe b.n 8000ec0 <UsageFault_Handler+0x4>
|
||
|
||
08000ec2 <SVC_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles System service call via SWI instruction.
|
||
*/
|
||
void SVC_Handler(void)
|
||
{
|
||
8000ec2: b480 push {r7}
|
||
8000ec4: af00 add r7, sp, #0
|
||
|
||
/* USER CODE END SVCall_IRQn 0 */
|
||
/* USER CODE BEGIN SVCall_IRQn 1 */
|
||
|
||
/* USER CODE END SVCall_IRQn 1 */
|
||
}
|
||
8000ec6: bf00 nop
|
||
8000ec8: 46bd mov sp, r7
|
||
8000eca: bc80 pop {r7}
|
||
8000ecc: 4770 bx lr
|
||
|
||
08000ece <DebugMon_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles Debug monitor.
|
||
*/
|
||
void DebugMon_Handler(void)
|
||
{
|
||
8000ece: b480 push {r7}
|
||
8000ed0: af00 add r7, sp, #0
|
||
|
||
/* USER CODE END DebugMonitor_IRQn 0 */
|
||
/* USER CODE BEGIN DebugMonitor_IRQn 1 */
|
||
|
||
/* USER CODE END DebugMonitor_IRQn 1 */
|
||
}
|
||
8000ed2: bf00 nop
|
||
8000ed4: 46bd mov sp, r7
|
||
8000ed6: bc80 pop {r7}
|
||
8000ed8: 4770 bx lr
|
||
|
||
08000eda <PendSV_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles Pendable request for system service.
|
||
*/
|
||
void PendSV_Handler(void)
|
||
{
|
||
8000eda: b480 push {r7}
|
||
8000edc: af00 add r7, sp, #0
|
||
|
||
/* USER CODE END PendSV_IRQn 0 */
|
||
/* USER CODE BEGIN PendSV_IRQn 1 */
|
||
|
||
/* USER CODE END PendSV_IRQn 1 */
|
||
}
|
||
8000ede: bf00 nop
|
||
8000ee0: 46bd mov sp, r7
|
||
8000ee2: bc80 pop {r7}
|
||
8000ee4: 4770 bx lr
|
||
|
||
08000ee6 <SysTick_Handler>:
|
||
|
||
/**
|
||
* @brief This function handles System tick timer.
|
||
*/
|
||
void SysTick_Handler(void)
|
||
{
|
||
8000ee6: b580 push {r7, lr}
|
||
8000ee8: af00 add r7, sp, #0
|
||
/* USER CODE BEGIN SysTick_IRQn 0 */
|
||
|
||
/* USER CODE END SysTick_IRQn 0 */
|
||
HAL_IncTick();
|
||
8000eea: f000 f935 bl 8001158 <HAL_IncTick>
|
||
/* USER CODE BEGIN SysTick_IRQn 1 */
|
||
|
||
/* USER CODE END SysTick_IRQn 1 */
|
||
}
|
||
8000eee: bf00 nop
|
||
8000ef0: bd80 pop {r7, pc}
|
||
|
||
08000ef2 <_getpid>:
|
||
void initialise_monitor_handles()
|
||
{
|
||
}
|
||
|
||
int _getpid(void)
|
||
{
|
||
8000ef2: b480 push {r7}
|
||
8000ef4: af00 add r7, sp, #0
|
||
return 1;
|
||
8000ef6: 2301 movs r3, #1
|
||
}
|
||
8000ef8: 4618 mov r0, r3
|
||
8000efa: 46bd mov sp, r7
|
||
8000efc: bc80 pop {r7}
|
||
8000efe: 4770 bx lr
|
||
|
||
08000f00 <_kill>:
|
||
|
||
int _kill(int pid, int sig)
|
||
{
|
||
8000f00: b580 push {r7, lr}
|
||
8000f02: b082 sub sp, #8
|
||
8000f04: af00 add r7, sp, #0
|
||
8000f06: 6078 str r0, [r7, #4]
|
||
8000f08: 6039 str r1, [r7, #0]
|
||
errno = EINVAL;
|
||
8000f0a: f001 ffa1 bl 8002e50 <__errno>
|
||
8000f0e: 4603 mov r3, r0
|
||
8000f10: 2216 movs r2, #22
|
||
8000f12: 601a str r2, [r3, #0]
|
||
return -1;
|
||
8000f14: f04f 33ff mov.w r3, #4294967295 ; 0xffffffff
|
||
}
|
||
8000f18: 4618 mov r0, r3
|
||
8000f1a: 3708 adds r7, #8
|
||
8000f1c: 46bd mov sp, r7
|
||
8000f1e: bd80 pop {r7, pc}
|
||
|
||
08000f20 <_exit>:
|
||
|
||
void _exit (int status)
|
||
{
|
||
8000f20: b580 push {r7, lr}
|
||
8000f22: b082 sub sp, #8
|
||
8000f24: af00 add r7, sp, #0
|
||
8000f26: 6078 str r0, [r7, #4]
|
||
_kill(status, -1);
|
||
8000f28: f04f 31ff mov.w r1, #4294967295 ; 0xffffffff
|
||
8000f2c: 6878 ldr r0, [r7, #4]
|
||
8000f2e: f7ff ffe7 bl 8000f00 <_kill>
|
||
while (1) {} /* Make sure we hang here */
|
||
8000f32: e7fe b.n 8000f32 <_exit+0x12>
|
||
|
||
08000f34 <_read>:
|
||
}
|
||
|
||
__attribute__((weak)) int _read(int file, char *ptr, int len)
|
||
{
|
||
8000f34: b580 push {r7, lr}
|
||
8000f36: b086 sub sp, #24
|
||
8000f38: af00 add r7, sp, #0
|
||
8000f3a: 60f8 str r0, [r7, #12]
|
||
8000f3c: 60b9 str r1, [r7, #8]
|
||
8000f3e: 607a str r2, [r7, #4]
|
||
int DataIdx;
|
||
|
||
for (DataIdx = 0; DataIdx < len; DataIdx++)
|
||
8000f40: 2300 movs r3, #0
|
||
8000f42: 617b str r3, [r7, #20]
|
||
8000f44: e00a b.n 8000f5c <_read+0x28>
|
||
{
|
||
*ptr++ = __io_getchar();
|
||
8000f46: f3af 8000 nop.w
|
||
8000f4a: 4601 mov r1, r0
|
||
8000f4c: 68bb ldr r3, [r7, #8]
|
||
8000f4e: 1c5a adds r2, r3, #1
|
||
8000f50: 60ba str r2, [r7, #8]
|
||
8000f52: b2ca uxtb r2, r1
|
||
8000f54: 701a strb r2, [r3, #0]
|
||
for (DataIdx = 0; DataIdx < len; DataIdx++)
|
||
8000f56: 697b ldr r3, [r7, #20]
|
||
8000f58: 3301 adds r3, #1
|
||
8000f5a: 617b str r3, [r7, #20]
|
||
8000f5c: 697a ldr r2, [r7, #20]
|
||
8000f5e: 687b ldr r3, [r7, #4]
|
||
8000f60: 429a cmp r2, r3
|
||
8000f62: dbf0 blt.n 8000f46 <_read+0x12>
|
||
}
|
||
|
||
return len;
|
||
8000f64: 687b ldr r3, [r7, #4]
|
||
}
|
||
8000f66: 4618 mov r0, r3
|
||
8000f68: 3718 adds r7, #24
|
||
8000f6a: 46bd mov sp, r7
|
||
8000f6c: bd80 pop {r7, pc}
|
||
|
||
08000f6e <_write>:
|
||
|
||
__attribute__((weak)) int _write(int file, char *ptr, int len)
|
||
{
|
||
8000f6e: b580 push {r7, lr}
|
||
8000f70: b086 sub sp, #24
|
||
8000f72: af00 add r7, sp, #0
|
||
8000f74: 60f8 str r0, [r7, #12]
|
||
8000f76: 60b9 str r1, [r7, #8]
|
||
8000f78: 607a str r2, [r7, #4]
|
||
int DataIdx;
|
||
|
||
for (DataIdx = 0; DataIdx < len; DataIdx++)
|
||
8000f7a: 2300 movs r3, #0
|
||
8000f7c: 617b str r3, [r7, #20]
|
||
8000f7e: e009 b.n 8000f94 <_write+0x26>
|
||
{
|
||
__io_putchar(*ptr++);
|
||
8000f80: 68bb ldr r3, [r7, #8]
|
||
8000f82: 1c5a adds r2, r3, #1
|
||
8000f84: 60ba str r2, [r7, #8]
|
||
8000f86: 781b ldrb r3, [r3, #0]
|
||
8000f88: 4618 mov r0, r3
|
||
8000f8a: f3af 8000 nop.w
|
||
for (DataIdx = 0; DataIdx < len; DataIdx++)
|
||
8000f8e: 697b ldr r3, [r7, #20]
|
||
8000f90: 3301 adds r3, #1
|
||
8000f92: 617b str r3, [r7, #20]
|
||
8000f94: 697a ldr r2, [r7, #20]
|
||
8000f96: 687b ldr r3, [r7, #4]
|
||
8000f98: 429a cmp r2, r3
|
||
8000f9a: dbf1 blt.n 8000f80 <_write+0x12>
|
||
}
|
||
return len;
|
||
8000f9c: 687b ldr r3, [r7, #4]
|
||
}
|
||
8000f9e: 4618 mov r0, r3
|
||
8000fa0: 3718 adds r7, #24
|
||
8000fa2: 46bd mov sp, r7
|
||
8000fa4: bd80 pop {r7, pc}
|
||
|
||
08000fa6 <_close>:
|
||
|
||
int _close(int file)
|
||
{
|
||
8000fa6: b480 push {r7}
|
||
8000fa8: b083 sub sp, #12
|
||
8000faa: af00 add r7, sp, #0
|
||
8000fac: 6078 str r0, [r7, #4]
|
||
return -1;
|
||
8000fae: f04f 33ff mov.w r3, #4294967295 ; 0xffffffff
|
||
}
|
||
8000fb2: 4618 mov r0, r3
|
||
8000fb4: 370c adds r7, #12
|
||
8000fb6: 46bd mov sp, r7
|
||
8000fb8: bc80 pop {r7}
|
||
8000fba: 4770 bx lr
|
||
|
||
08000fbc <_fstat>:
|
||
|
||
|
||
int _fstat(int file, struct stat *st)
|
||
{
|
||
8000fbc: b480 push {r7}
|
||
8000fbe: b083 sub sp, #12
|
||
8000fc0: af00 add r7, sp, #0
|
||
8000fc2: 6078 str r0, [r7, #4]
|
||
8000fc4: 6039 str r1, [r7, #0]
|
||
st->st_mode = S_IFCHR;
|
||
8000fc6: 683b ldr r3, [r7, #0]
|
||
8000fc8: f44f 5200 mov.w r2, #8192 ; 0x2000
|
||
8000fcc: 605a str r2, [r3, #4]
|
||
return 0;
|
||
8000fce: 2300 movs r3, #0
|
||
}
|
||
8000fd0: 4618 mov r0, r3
|
||
8000fd2: 370c adds r7, #12
|
||
8000fd4: 46bd mov sp, r7
|
||
8000fd6: bc80 pop {r7}
|
||
8000fd8: 4770 bx lr
|
||
|
||
08000fda <_isatty>:
|
||
|
||
int _isatty(int file)
|
||
{
|
||
8000fda: b480 push {r7}
|
||
8000fdc: b083 sub sp, #12
|
||
8000fde: af00 add r7, sp, #0
|
||
8000fe0: 6078 str r0, [r7, #4]
|
||
return 1;
|
||
8000fe2: 2301 movs r3, #1
|
||
}
|
||
8000fe4: 4618 mov r0, r3
|
||
8000fe6: 370c adds r7, #12
|
||
8000fe8: 46bd mov sp, r7
|
||
8000fea: bc80 pop {r7}
|
||
8000fec: 4770 bx lr
|
||
|
||
08000fee <_lseek>:
|
||
|
||
int _lseek(int file, int ptr, int dir)
|
||
{
|
||
8000fee: b480 push {r7}
|
||
8000ff0: b085 sub sp, #20
|
||
8000ff2: af00 add r7, sp, #0
|
||
8000ff4: 60f8 str r0, [r7, #12]
|
||
8000ff6: 60b9 str r1, [r7, #8]
|
||
8000ff8: 607a str r2, [r7, #4]
|
||
return 0;
|
||
8000ffa: 2300 movs r3, #0
|
||
}
|
||
8000ffc: 4618 mov r0, r3
|
||
8000ffe: 3714 adds r7, #20
|
||
8001000: 46bd mov sp, r7
|
||
8001002: bc80 pop {r7}
|
||
8001004: 4770 bx lr
|
||
...
|
||
|
||
08001008 <_sbrk>:
|
||
*
|
||
* @param incr Memory size
|
||
* @return Pointer to allocated memory
|
||
*/
|
||
void *_sbrk(ptrdiff_t incr)
|
||
{
|
||
8001008: b580 push {r7, lr}
|
||
800100a: b086 sub sp, #24
|
||
800100c: af00 add r7, sp, #0
|
||
800100e: 6078 str r0, [r7, #4]
|
||
extern uint8_t _end; /* Symbol defined in the linker script */
|
||
extern uint8_t _estack; /* Symbol defined in the linker script */
|
||
extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
|
||
const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
|
||
8001010: 4a14 ldr r2, [pc, #80] ; (8001064 <_sbrk+0x5c>)
|
||
8001012: 4b15 ldr r3, [pc, #84] ; (8001068 <_sbrk+0x60>)
|
||
8001014: 1ad3 subs r3, r2, r3
|
||
8001016: 617b str r3, [r7, #20]
|
||
const uint8_t *max_heap = (uint8_t *)stack_limit;
|
||
8001018: 697b ldr r3, [r7, #20]
|
||
800101a: 613b str r3, [r7, #16]
|
||
uint8_t *prev_heap_end;
|
||
|
||
/* Initialize heap end at first call */
|
||
if (NULL == __sbrk_heap_end)
|
||
800101c: 4b13 ldr r3, [pc, #76] ; (800106c <_sbrk+0x64>)
|
||
800101e: 681b ldr r3, [r3, #0]
|
||
8001020: 2b00 cmp r3, #0
|
||
8001022: d102 bne.n 800102a <_sbrk+0x22>
|
||
{
|
||
__sbrk_heap_end = &_end;
|
||
8001024: 4b11 ldr r3, [pc, #68] ; (800106c <_sbrk+0x64>)
|
||
8001026: 4a12 ldr r2, [pc, #72] ; (8001070 <_sbrk+0x68>)
|
||
8001028: 601a str r2, [r3, #0]
|
||
}
|
||
|
||
/* Protect heap from growing into the reserved MSP stack */
|
||
if (__sbrk_heap_end + incr > max_heap)
|
||
800102a: 4b10 ldr r3, [pc, #64] ; (800106c <_sbrk+0x64>)
|
||
800102c: 681a ldr r2, [r3, #0]
|
||
800102e: 687b ldr r3, [r7, #4]
|
||
8001030: 4413 add r3, r2
|
||
8001032: 693a ldr r2, [r7, #16]
|
||
8001034: 429a cmp r2, r3
|
||
8001036: d207 bcs.n 8001048 <_sbrk+0x40>
|
||
{
|
||
errno = ENOMEM;
|
||
8001038: f001 ff0a bl 8002e50 <__errno>
|
||
800103c: 4603 mov r3, r0
|
||
800103e: 220c movs r2, #12
|
||
8001040: 601a str r2, [r3, #0]
|
||
return (void *)-1;
|
||
8001042: f04f 33ff mov.w r3, #4294967295 ; 0xffffffff
|
||
8001046: e009 b.n 800105c <_sbrk+0x54>
|
||
}
|
||
|
||
prev_heap_end = __sbrk_heap_end;
|
||
8001048: 4b08 ldr r3, [pc, #32] ; (800106c <_sbrk+0x64>)
|
||
800104a: 681b ldr r3, [r3, #0]
|
||
800104c: 60fb str r3, [r7, #12]
|
||
__sbrk_heap_end += incr;
|
||
800104e: 4b07 ldr r3, [pc, #28] ; (800106c <_sbrk+0x64>)
|
||
8001050: 681a ldr r2, [r3, #0]
|
||
8001052: 687b ldr r3, [r7, #4]
|
||
8001054: 4413 add r3, r2
|
||
8001056: 4a05 ldr r2, [pc, #20] ; (800106c <_sbrk+0x64>)
|
||
8001058: 6013 str r3, [r2, #0]
|
||
|
||
return (void *)prev_heap_end;
|
||
800105a: 68fb ldr r3, [r7, #12]
|
||
}
|
||
800105c: 4618 mov r0, r3
|
||
800105e: 3718 adds r7, #24
|
||
8001060: 46bd mov sp, r7
|
||
8001062: bd80 pop {r7, pc}
|
||
8001064: 20010000 .word 0x20010000
|
||
8001068: 00000400 .word 0x00000400
|
||
800106c: 200001fc .word 0x200001fc
|
||
8001070: 20000270 .word 0x20000270
|
||
|
||
08001074 <SystemInit>:
|
||
* @note This function should be used only after reset.
|
||
* @param None
|
||
* @retval None
|
||
*/
|
||
void SystemInit (void)
|
||
{
|
||
8001074: b480 push {r7}
|
||
8001076: af00 add r7, sp, #0
|
||
|
||
/* Configure the Vector Table location -------------------------------------*/
|
||
#if defined(USER_VECT_TAB_ADDRESS)
|
||
SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
|
||
#endif /* USER_VECT_TAB_ADDRESS */
|
||
}
|
||
8001078: bf00 nop
|
||
800107a: 46bd mov sp, r7
|
||
800107c: bc80 pop {r7}
|
||
800107e: 4770 bx lr
|
||
|
||
08001080 <Reset_Handler>:
|
||
.weak Reset_Handler
|
||
.type Reset_Handler, %function
|
||
Reset_Handler:
|
||
|
||
/* Copy the data segment initializers from flash to SRAM */
|
||
ldr r0, =_sdata
|
||
8001080: 480c ldr r0, [pc, #48] ; (80010b4 <LoopFillZerobss+0x12>)
|
||
ldr r1, =_edata
|
||
8001082: 490d ldr r1, [pc, #52] ; (80010b8 <LoopFillZerobss+0x16>)
|
||
ldr r2, =_sidata
|
||
8001084: 4a0d ldr r2, [pc, #52] ; (80010bc <LoopFillZerobss+0x1a>)
|
||
movs r3, #0
|
||
8001086: 2300 movs r3, #0
|
||
b LoopCopyDataInit
|
||
8001088: e002 b.n 8001090 <LoopCopyDataInit>
|
||
|
||
0800108a <CopyDataInit>:
|
||
|
||
CopyDataInit:
|
||
ldr r4, [r2, r3]
|
||
800108a: 58d4 ldr r4, [r2, r3]
|
||
str r4, [r0, r3]
|
||
800108c: 50c4 str r4, [r0, r3]
|
||
adds r3, r3, #4
|
||
800108e: 3304 adds r3, #4
|
||
|
||
08001090 <LoopCopyDataInit>:
|
||
|
||
LoopCopyDataInit:
|
||
adds r4, r0, r3
|
||
8001090: 18c4 adds r4, r0, r3
|
||
cmp r4, r1
|
||
8001092: 428c cmp r4, r1
|
||
bcc CopyDataInit
|
||
8001094: d3f9 bcc.n 800108a <CopyDataInit>
|
||
|
||
/* Zero fill the bss segment. */
|
||
ldr r2, =_sbss
|
||
8001096: 4a0a ldr r2, [pc, #40] ; (80010c0 <LoopFillZerobss+0x1e>)
|
||
ldr r4, =_ebss
|
||
8001098: 4c0a ldr r4, [pc, #40] ; (80010c4 <LoopFillZerobss+0x22>)
|
||
movs r3, #0
|
||
800109a: 2300 movs r3, #0
|
||
b LoopFillZerobss
|
||
800109c: e001 b.n 80010a2 <LoopFillZerobss>
|
||
|
||
0800109e <FillZerobss>:
|
||
|
||
FillZerobss:
|
||
str r3, [r2]
|
||
800109e: 6013 str r3, [r2, #0]
|
||
adds r2, r2, #4
|
||
80010a0: 3204 adds r2, #4
|
||
|
||
080010a2 <LoopFillZerobss>:
|
||
|
||
LoopFillZerobss:
|
||
cmp r2, r4
|
||
80010a2: 42a2 cmp r2, r4
|
||
bcc FillZerobss
|
||
80010a4: d3fb bcc.n 800109e <FillZerobss>
|
||
|
||
/* Call the clock system intitialization function.*/
|
||
bl SystemInit
|
||
80010a6: f7ff ffe5 bl 8001074 <SystemInit>
|
||
/* Call static constructors */
|
||
bl __libc_init_array
|
||
80010aa: f001 fed7 bl 8002e5c <__libc_init_array>
|
||
/* Call the application's entry point.*/
|
||
bl main
|
||
80010ae: f7ff fd57 bl 8000b60 <main>
|
||
bx lr
|
||
80010b2: 4770 bx lr
|
||
ldr r0, =_sdata
|
||
80010b4: 20000000 .word 0x20000000
|
||
ldr r1, =_edata
|
||
80010b8: 200001dc .word 0x200001dc
|
||
ldr r2, =_sidata
|
||
80010bc: 08006704 .word 0x08006704
|
||
ldr r2, =_sbss
|
||
80010c0: 200001dc .word 0x200001dc
|
||
ldr r4, =_ebss
|
||
80010c4: 20000270 .word 0x20000270
|
||
|
||
080010c8 <ADC1_2_IRQHandler>:
|
||
* @retval : None
|
||
*/
|
||
.section .text.Default_Handler,"ax",%progbits
|
||
Default_Handler:
|
||
Infinite_Loop:
|
||
b Infinite_Loop
|
||
80010c8: e7fe b.n 80010c8 <ADC1_2_IRQHandler>
|
||
...
|
||
|
||
080010cc <HAL_Init>:
|
||
* need to ensure that the SysTick time base is always set to 1 millisecond
|
||
* to have correct HAL operation.
|
||
* @retval HAL status
|
||
*/
|
||
HAL_StatusTypeDef HAL_Init(void)
|
||
{
|
||
80010cc: b580 push {r7, lr}
|
||
80010ce: af00 add r7, sp, #0
|
||
defined(STM32F102x6) || defined(STM32F102xB) || \
|
||
defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
|
||
defined(STM32F105xC) || defined(STM32F107xC)
|
||
|
||
/* Prefetch buffer is not available on value line devices */
|
||
__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
|
||
80010d0: 4b08 ldr r3, [pc, #32] ; (80010f4 <HAL_Init+0x28>)
|
||
80010d2: 681b ldr r3, [r3, #0]
|
||
80010d4: 4a07 ldr r2, [pc, #28] ; (80010f4 <HAL_Init+0x28>)
|
||
80010d6: f043 0310 orr.w r3, r3, #16
|
||
80010da: 6013 str r3, [r2, #0]
|
||
#endif
|
||
#endif /* PREFETCH_ENABLE */
|
||
|
||
/* Set Interrupt Group Priority */
|
||
HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
|
||
80010dc: 2003 movs r0, #3
|
||
80010de: f000 f92b bl 8001338 <HAL_NVIC_SetPriorityGrouping>
|
||
|
||
/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
|
||
HAL_InitTick(TICK_INT_PRIORITY);
|
||
80010e2: 200f movs r0, #15
|
||
80010e4: f000 f808 bl 80010f8 <HAL_InitTick>
|
||
|
||
/* Init the low level hardware */
|
||
HAL_MspInit();
|
||
80010e8: f7ff fe4c bl 8000d84 <HAL_MspInit>
|
||
|
||
/* Return function status */
|
||
return HAL_OK;
|
||
80010ec: 2300 movs r3, #0
|
||
}
|
||
80010ee: 4618 mov r0, r3
|
||
80010f0: bd80 pop {r7, pc}
|
||
80010f2: bf00 nop
|
||
80010f4: 40022000 .word 0x40022000
|
||
|
||
080010f8 <HAL_InitTick>:
|
||
* implementation in user file.
|
||
* @param TickPriority Tick interrupt priority.
|
||
* @retval HAL status
|
||
*/
|
||
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
|
||
{
|
||
80010f8: b580 push {r7, lr}
|
||
80010fa: b082 sub sp, #8
|
||
80010fc: af00 add r7, sp, #0
|
||
80010fe: 6078 str r0, [r7, #4]
|
||
/* Configure the SysTick to have interrupt in 1ms time basis*/
|
||
if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
|
||
8001100: 4b12 ldr r3, [pc, #72] ; (800114c <HAL_InitTick+0x54>)
|
||
8001102: 681a ldr r2, [r3, #0]
|
||
8001104: 4b12 ldr r3, [pc, #72] ; (8001150 <HAL_InitTick+0x58>)
|
||
8001106: 781b ldrb r3, [r3, #0]
|
||
8001108: 4619 mov r1, r3
|
||
800110a: f44f 737a mov.w r3, #1000 ; 0x3e8
|
||
800110e: fbb3 f3f1 udiv r3, r3, r1
|
||
8001112: fbb2 f3f3 udiv r3, r2, r3
|
||
8001116: 4618 mov r0, r3
|
||
8001118: f000 f935 bl 8001386 <HAL_SYSTICK_Config>
|
||
800111c: 4603 mov r3, r0
|
||
800111e: 2b00 cmp r3, #0
|
||
8001120: d001 beq.n 8001126 <HAL_InitTick+0x2e>
|
||
{
|
||
return HAL_ERROR;
|
||
8001122: 2301 movs r3, #1
|
||
8001124: e00e b.n 8001144 <HAL_InitTick+0x4c>
|
||
}
|
||
|
||
/* Configure the SysTick IRQ priority */
|
||
if (TickPriority < (1UL << __NVIC_PRIO_BITS))
|
||
8001126: 687b ldr r3, [r7, #4]
|
||
8001128: 2b0f cmp r3, #15
|
||
800112a: d80a bhi.n 8001142 <HAL_InitTick+0x4a>
|
||
{
|
||
HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
|
||
800112c: 2200 movs r2, #0
|
||
800112e: 6879 ldr r1, [r7, #4]
|
||
8001130: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8001134: f000 f90b bl 800134e <HAL_NVIC_SetPriority>
|
||
uwTickPrio = TickPriority;
|
||
8001138: 4a06 ldr r2, [pc, #24] ; (8001154 <HAL_InitTick+0x5c>)
|
||
800113a: 687b ldr r3, [r7, #4]
|
||
800113c: 6013 str r3, [r2, #0]
|
||
{
|
||
return HAL_ERROR;
|
||
}
|
||
|
||
/* Return function status */
|
||
return HAL_OK;
|
||
800113e: 2300 movs r3, #0
|
||
8001140: e000 b.n 8001144 <HAL_InitTick+0x4c>
|
||
return HAL_ERROR;
|
||
8001142: 2301 movs r3, #1
|
||
}
|
||
8001144: 4618 mov r0, r3
|
||
8001146: 3708 adds r7, #8
|
||
8001148: 46bd mov sp, r7
|
||
800114a: bd80 pop {r7, pc}
|
||
800114c: 20000000 .word 0x20000000
|
||
8001150: 20000008 .word 0x20000008
|
||
8001154: 20000004 .word 0x20000004
|
||
|
||
08001158 <HAL_IncTick>:
|
||
* @note This function is declared as __weak to be overwritten in case of other
|
||
* implementations in user file.
|
||
* @retval None
|
||
*/
|
||
__weak void HAL_IncTick(void)
|
||
{
|
||
8001158: b480 push {r7}
|
||
800115a: af00 add r7, sp, #0
|
||
uwTick += uwTickFreq;
|
||
800115c: 4b05 ldr r3, [pc, #20] ; (8001174 <HAL_IncTick+0x1c>)
|
||
800115e: 781b ldrb r3, [r3, #0]
|
||
8001160: 461a mov r2, r3
|
||
8001162: 4b05 ldr r3, [pc, #20] ; (8001178 <HAL_IncTick+0x20>)
|
||
8001164: 681b ldr r3, [r3, #0]
|
||
8001166: 4413 add r3, r2
|
||
8001168: 4a03 ldr r2, [pc, #12] ; (8001178 <HAL_IncTick+0x20>)
|
||
800116a: 6013 str r3, [r2, #0]
|
||
}
|
||
800116c: bf00 nop
|
||
800116e: 46bd mov sp, r7
|
||
8001170: bc80 pop {r7}
|
||
8001172: 4770 bx lr
|
||
8001174: 20000008 .word 0x20000008
|
||
8001178: 20000250 .word 0x20000250
|
||
|
||
0800117c <HAL_GetTick>:
|
||
* @note This function is declared as __weak to be overwritten in case of other
|
||
* implementations in user file.
|
||
* @retval tick value
|
||
*/
|
||
__weak uint32_t HAL_GetTick(void)
|
||
{
|
||
800117c: b480 push {r7}
|
||
800117e: af00 add r7, sp, #0
|
||
return uwTick;
|
||
8001180: 4b02 ldr r3, [pc, #8] ; (800118c <HAL_GetTick+0x10>)
|
||
8001182: 681b ldr r3, [r3, #0]
|
||
}
|
||
8001184: 4618 mov r0, r3
|
||
8001186: 46bd mov sp, r7
|
||
8001188: bc80 pop {r7}
|
||
800118a: 4770 bx lr
|
||
800118c: 20000250 .word 0x20000250
|
||
|
||
08001190 <HAL_Delay>:
|
||
* implementations in user file.
|
||
* @param Delay specifies the delay time length, in milliseconds.
|
||
* @retval None
|
||
*/
|
||
__weak void HAL_Delay(uint32_t Delay)
|
||
{
|
||
8001190: b580 push {r7, lr}
|
||
8001192: b084 sub sp, #16
|
||
8001194: af00 add r7, sp, #0
|
||
8001196: 6078 str r0, [r7, #4]
|
||
uint32_t tickstart = HAL_GetTick();
|
||
8001198: f7ff fff0 bl 800117c <HAL_GetTick>
|
||
800119c: 60b8 str r0, [r7, #8]
|
||
uint32_t wait = Delay;
|
||
800119e: 687b ldr r3, [r7, #4]
|
||
80011a0: 60fb str r3, [r7, #12]
|
||
|
||
/* Add a freq to guarantee minimum wait */
|
||
if (wait < HAL_MAX_DELAY)
|
||
80011a2: 68fb ldr r3, [r7, #12]
|
||
80011a4: f1b3 3fff cmp.w r3, #4294967295 ; 0xffffffff
|
||
80011a8: d005 beq.n 80011b6 <HAL_Delay+0x26>
|
||
{
|
||
wait += (uint32_t)(uwTickFreq);
|
||
80011aa: 4b0a ldr r3, [pc, #40] ; (80011d4 <HAL_Delay+0x44>)
|
||
80011ac: 781b ldrb r3, [r3, #0]
|
||
80011ae: 461a mov r2, r3
|
||
80011b0: 68fb ldr r3, [r7, #12]
|
||
80011b2: 4413 add r3, r2
|
||
80011b4: 60fb str r3, [r7, #12]
|
||
}
|
||
|
||
while ((HAL_GetTick() - tickstart) < wait)
|
||
80011b6: bf00 nop
|
||
80011b8: f7ff ffe0 bl 800117c <HAL_GetTick>
|
||
80011bc: 4602 mov r2, r0
|
||
80011be: 68bb ldr r3, [r7, #8]
|
||
80011c0: 1ad3 subs r3, r2, r3
|
||
80011c2: 68fa ldr r2, [r7, #12]
|
||
80011c4: 429a cmp r2, r3
|
||
80011c6: d8f7 bhi.n 80011b8 <HAL_Delay+0x28>
|
||
{
|
||
}
|
||
}
|
||
80011c8: bf00 nop
|
||
80011ca: bf00 nop
|
||
80011cc: 3710 adds r7, #16
|
||
80011ce: 46bd mov sp, r7
|
||
80011d0: bd80 pop {r7, pc}
|
||
80011d2: bf00 nop
|
||
80011d4: 20000008 .word 0x20000008
|
||
|
||
080011d8 <__NVIC_SetPriorityGrouping>:
|
||
In case of a conflict between priority grouping and available
|
||
priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
|
||
\param [in] PriorityGroup Priority grouping field.
|
||
*/
|
||
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
|
||
{
|
||
80011d8: b480 push {r7}
|
||
80011da: b085 sub sp, #20
|
||
80011dc: af00 add r7, sp, #0
|
||
80011de: 6078 str r0, [r7, #4]
|
||
uint32_t reg_value;
|
||
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
||
80011e0: 687b ldr r3, [r7, #4]
|
||
80011e2: f003 0307 and.w r3, r3, #7
|
||
80011e6: 60fb str r3, [r7, #12]
|
||
|
||
reg_value = SCB->AIRCR; /* read old register configuration */
|
||
80011e8: 4b0c ldr r3, [pc, #48] ; (800121c <__NVIC_SetPriorityGrouping+0x44>)
|
||
80011ea: 68db ldr r3, [r3, #12]
|
||
80011ec: 60bb str r3, [r7, #8]
|
||
reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
|
||
80011ee: 68ba ldr r2, [r7, #8]
|
||
80011f0: f64f 03ff movw r3, #63743 ; 0xf8ff
|
||
80011f4: 4013 ands r3, r2
|
||
80011f6: 60bb str r3, [r7, #8]
|
||
reg_value = (reg_value |
|
||
((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
|
||
(PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */
|
||
80011f8: 68fb ldr r3, [r7, #12]
|
||
80011fa: 021a lsls r2, r3, #8
|
||
((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
|
||
80011fc: 68bb ldr r3, [r7, #8]
|
||
80011fe: 4313 orrs r3, r2
|
||
reg_value = (reg_value |
|
||
8001200: f043 63bf orr.w r3, r3, #100139008 ; 0x5f80000
|
||
8001204: f443 3300 orr.w r3, r3, #131072 ; 0x20000
|
||
8001208: 60bb str r3, [r7, #8]
|
||
SCB->AIRCR = reg_value;
|
||
800120a: 4a04 ldr r2, [pc, #16] ; (800121c <__NVIC_SetPriorityGrouping+0x44>)
|
||
800120c: 68bb ldr r3, [r7, #8]
|
||
800120e: 60d3 str r3, [r2, #12]
|
||
}
|
||
8001210: bf00 nop
|
||
8001212: 3714 adds r7, #20
|
||
8001214: 46bd mov sp, r7
|
||
8001216: bc80 pop {r7}
|
||
8001218: 4770 bx lr
|
||
800121a: bf00 nop
|
||
800121c: e000ed00 .word 0xe000ed00
|
||
|
||
08001220 <__NVIC_GetPriorityGrouping>:
|
||
\brief Get Priority Grouping
|
||
\details Reads the priority grouping field from the NVIC Interrupt Controller.
|
||
\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
|
||
*/
|
||
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
|
||
{
|
||
8001220: b480 push {r7}
|
||
8001222: af00 add r7, sp, #0
|
||
return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
|
||
8001224: 4b04 ldr r3, [pc, #16] ; (8001238 <__NVIC_GetPriorityGrouping+0x18>)
|
||
8001226: 68db ldr r3, [r3, #12]
|
||
8001228: 0a1b lsrs r3, r3, #8
|
||
800122a: f003 0307 and.w r3, r3, #7
|
||
}
|
||
800122e: 4618 mov r0, r3
|
||
8001230: 46bd mov sp, r7
|
||
8001232: bc80 pop {r7}
|
||
8001234: 4770 bx lr
|
||
8001236: bf00 nop
|
||
8001238: e000ed00 .word 0xe000ed00
|
||
|
||
0800123c <__NVIC_SetPriority>:
|
||
\param [in] IRQn Interrupt number.
|
||
\param [in] priority Priority to set.
|
||
\note The priority cannot be set for every processor exception.
|
||
*/
|
||
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
|
||
{
|
||
800123c: b480 push {r7}
|
||
800123e: b083 sub sp, #12
|
||
8001240: af00 add r7, sp, #0
|
||
8001242: 4603 mov r3, r0
|
||
8001244: 6039 str r1, [r7, #0]
|
||
8001246: 71fb strb r3, [r7, #7]
|
||
if ((int32_t)(IRQn) >= 0)
|
||
8001248: f997 3007 ldrsb.w r3, [r7, #7]
|
||
800124c: 2b00 cmp r3, #0
|
||
800124e: db0a blt.n 8001266 <__NVIC_SetPriority+0x2a>
|
||
{
|
||
NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
|
||
8001250: 683b ldr r3, [r7, #0]
|
||
8001252: b2da uxtb r2, r3
|
||
8001254: 490c ldr r1, [pc, #48] ; (8001288 <__NVIC_SetPriority+0x4c>)
|
||
8001256: f997 3007 ldrsb.w r3, [r7, #7]
|
||
800125a: 0112 lsls r2, r2, #4
|
||
800125c: b2d2 uxtb r2, r2
|
||
800125e: 440b add r3, r1
|
||
8001260: f883 2300 strb.w r2, [r3, #768] ; 0x300
|
||
}
|
||
else
|
||
{
|
||
SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
|
||
}
|
||
}
|
||
8001264: e00a b.n 800127c <__NVIC_SetPriority+0x40>
|
||
SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
|
||
8001266: 683b ldr r3, [r7, #0]
|
||
8001268: b2da uxtb r2, r3
|
||
800126a: 4908 ldr r1, [pc, #32] ; (800128c <__NVIC_SetPriority+0x50>)
|
||
800126c: 79fb ldrb r3, [r7, #7]
|
||
800126e: f003 030f and.w r3, r3, #15
|
||
8001272: 3b04 subs r3, #4
|
||
8001274: 0112 lsls r2, r2, #4
|
||
8001276: b2d2 uxtb r2, r2
|
||
8001278: 440b add r3, r1
|
||
800127a: 761a strb r2, [r3, #24]
|
||
}
|
||
800127c: bf00 nop
|
||
800127e: 370c adds r7, #12
|
||
8001280: 46bd mov sp, r7
|
||
8001282: bc80 pop {r7}
|
||
8001284: 4770 bx lr
|
||
8001286: bf00 nop
|
||
8001288: e000e100 .word 0xe000e100
|
||
800128c: e000ed00 .word 0xe000ed00
|
||
|
||
08001290 <NVIC_EncodePriority>:
|
||
\param [in] PreemptPriority Preemptive priority value (starting from 0).
|
||
\param [in] SubPriority Subpriority value (starting from 0).
|
||
\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
|
||
*/
|
||
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
|
||
{
|
||
8001290: b480 push {r7}
|
||
8001292: b089 sub sp, #36 ; 0x24
|
||
8001294: af00 add r7, sp, #0
|
||
8001296: 60f8 str r0, [r7, #12]
|
||
8001298: 60b9 str r1, [r7, #8]
|
||
800129a: 607a str r2, [r7, #4]
|
||
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
||
800129c: 68fb ldr r3, [r7, #12]
|
||
800129e: f003 0307 and.w r3, r3, #7
|
||
80012a2: 61fb str r3, [r7, #28]
|
||
uint32_t PreemptPriorityBits;
|
||
uint32_t SubPriorityBits;
|
||
|
||
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
|
||
80012a4: 69fb ldr r3, [r7, #28]
|
||
80012a6: f1c3 0307 rsb r3, r3, #7
|
||
80012aa: 2b04 cmp r3, #4
|
||
80012ac: bf28 it cs
|
||
80012ae: 2304 movcs r3, #4
|
||
80012b0: 61bb str r3, [r7, #24]
|
||
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
|
||
80012b2: 69fb ldr r3, [r7, #28]
|
||
80012b4: 3304 adds r3, #4
|
||
80012b6: 2b06 cmp r3, #6
|
||
80012b8: d902 bls.n 80012c0 <NVIC_EncodePriority+0x30>
|
||
80012ba: 69fb ldr r3, [r7, #28]
|
||
80012bc: 3b03 subs r3, #3
|
||
80012be: e000 b.n 80012c2 <NVIC_EncodePriority+0x32>
|
||
80012c0: 2300 movs r3, #0
|
||
80012c2: 617b str r3, [r7, #20]
|
||
|
||
return (
|
||
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
|
||
80012c4: f04f 32ff mov.w r2, #4294967295 ; 0xffffffff
|
||
80012c8: 69bb ldr r3, [r7, #24]
|
||
80012ca: fa02 f303 lsl.w r3, r2, r3
|
||
80012ce: 43da mvns r2, r3
|
||
80012d0: 68bb ldr r3, [r7, #8]
|
||
80012d2: 401a ands r2, r3
|
||
80012d4: 697b ldr r3, [r7, #20]
|
||
80012d6: 409a lsls r2, r3
|
||
((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
|
||
80012d8: f04f 31ff mov.w r1, #4294967295 ; 0xffffffff
|
||
80012dc: 697b ldr r3, [r7, #20]
|
||
80012de: fa01 f303 lsl.w r3, r1, r3
|
||
80012e2: 43d9 mvns r1, r3
|
||
80012e4: 687b ldr r3, [r7, #4]
|
||
80012e6: 400b ands r3, r1
|
||
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
|
||
80012e8: 4313 orrs r3, r2
|
||
);
|
||
}
|
||
80012ea: 4618 mov r0, r3
|
||
80012ec: 3724 adds r7, #36 ; 0x24
|
||
80012ee: 46bd mov sp, r7
|
||
80012f0: bc80 pop {r7}
|
||
80012f2: 4770 bx lr
|
||
|
||
080012f4 <SysTick_Config>:
|
||
\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
|
||
function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
|
||
must contain a vendor-specific implementation of this function.
|
||
*/
|
||
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
|
||
{
|
||
80012f4: b580 push {r7, lr}
|
||
80012f6: b082 sub sp, #8
|
||
80012f8: af00 add r7, sp, #0
|
||
80012fa: 6078 str r0, [r7, #4]
|
||
if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
|
||
80012fc: 687b ldr r3, [r7, #4]
|
||
80012fe: 3b01 subs r3, #1
|
||
8001300: f1b3 7f80 cmp.w r3, #16777216 ; 0x1000000
|
||
8001304: d301 bcc.n 800130a <SysTick_Config+0x16>
|
||
{
|
||
return (1UL); /* Reload value impossible */
|
||
8001306: 2301 movs r3, #1
|
||
8001308: e00f b.n 800132a <SysTick_Config+0x36>
|
||
}
|
||
|
||
SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
|
||
800130a: 4a0a ldr r2, [pc, #40] ; (8001334 <SysTick_Config+0x40>)
|
||
800130c: 687b ldr r3, [r7, #4]
|
||
800130e: 3b01 subs r3, #1
|
||
8001310: 6053 str r3, [r2, #4]
|
||
NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
|
||
8001312: 210f movs r1, #15
|
||
8001314: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8001318: f7ff ff90 bl 800123c <__NVIC_SetPriority>
|
||
SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
|
||
800131c: 4b05 ldr r3, [pc, #20] ; (8001334 <SysTick_Config+0x40>)
|
||
800131e: 2200 movs r2, #0
|
||
8001320: 609a str r2, [r3, #8]
|
||
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
|
||
8001322: 4b04 ldr r3, [pc, #16] ; (8001334 <SysTick_Config+0x40>)
|
||
8001324: 2207 movs r2, #7
|
||
8001326: 601a str r2, [r3, #0]
|
||
SysTick_CTRL_TICKINT_Msk |
|
||
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
|
||
return (0UL); /* Function successful */
|
||
8001328: 2300 movs r3, #0
|
||
}
|
||
800132a: 4618 mov r0, r3
|
||
800132c: 3708 adds r7, #8
|
||
800132e: 46bd mov sp, r7
|
||
8001330: bd80 pop {r7, pc}
|
||
8001332: bf00 nop
|
||
8001334: e000e010 .word 0xe000e010
|
||
|
||
08001338 <HAL_NVIC_SetPriorityGrouping>:
|
||
* @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
|
||
* The pending IRQ priority will be managed only by the subpriority.
|
||
* @retval None
|
||
*/
|
||
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
|
||
{
|
||
8001338: b580 push {r7, lr}
|
||
800133a: b082 sub sp, #8
|
||
800133c: af00 add r7, sp, #0
|
||
800133e: 6078 str r0, [r7, #4]
|
||
/* Check the parameters */
|
||
assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
|
||
|
||
/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
|
||
NVIC_SetPriorityGrouping(PriorityGroup);
|
||
8001340: 6878 ldr r0, [r7, #4]
|
||
8001342: f7ff ff49 bl 80011d8 <__NVIC_SetPriorityGrouping>
|
||
}
|
||
8001346: bf00 nop
|
||
8001348: 3708 adds r7, #8
|
||
800134a: 46bd mov sp, r7
|
||
800134c: bd80 pop {r7, pc}
|
||
|
||
0800134e <HAL_NVIC_SetPriority>:
|
||
* This parameter can be a value between 0 and 15
|
||
* A lower priority value indicates a higher priority.
|
||
* @retval None
|
||
*/
|
||
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
|
||
{
|
||
800134e: b580 push {r7, lr}
|
||
8001350: b086 sub sp, #24
|
||
8001352: af00 add r7, sp, #0
|
||
8001354: 4603 mov r3, r0
|
||
8001356: 60b9 str r1, [r7, #8]
|
||
8001358: 607a str r2, [r7, #4]
|
||
800135a: 73fb strb r3, [r7, #15]
|
||
uint32_t prioritygroup = 0x00U;
|
||
800135c: 2300 movs r3, #0
|
||
800135e: 617b str r3, [r7, #20]
|
||
|
||
/* Check the parameters */
|
||
assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
|
||
assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
|
||
|
||
prioritygroup = NVIC_GetPriorityGrouping();
|
||
8001360: f7ff ff5e bl 8001220 <__NVIC_GetPriorityGrouping>
|
||
8001364: 6178 str r0, [r7, #20]
|
||
|
||
NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
|
||
8001366: 687a ldr r2, [r7, #4]
|
||
8001368: 68b9 ldr r1, [r7, #8]
|
||
800136a: 6978 ldr r0, [r7, #20]
|
||
800136c: f7ff ff90 bl 8001290 <NVIC_EncodePriority>
|
||
8001370: 4602 mov r2, r0
|
||
8001372: f997 300f ldrsb.w r3, [r7, #15]
|
||
8001376: 4611 mov r1, r2
|
||
8001378: 4618 mov r0, r3
|
||
800137a: f7ff ff5f bl 800123c <__NVIC_SetPriority>
|
||
}
|
||
800137e: bf00 nop
|
||
8001380: 3718 adds r7, #24
|
||
8001382: 46bd mov sp, r7
|
||
8001384: bd80 pop {r7, pc}
|
||
|
||
08001386 <HAL_SYSTICK_Config>:
|
||
* @param TicksNumb: Specifies the ticks Number of ticks between two interrupts.
|
||
* @retval status: - 0 Function succeeded.
|
||
* - 1 Function failed.
|
||
*/
|
||
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
|
||
{
|
||
8001386: b580 push {r7, lr}
|
||
8001388: b082 sub sp, #8
|
||
800138a: af00 add r7, sp, #0
|
||
800138c: 6078 str r0, [r7, #4]
|
||
return SysTick_Config(TicksNumb);
|
||
800138e: 6878 ldr r0, [r7, #4]
|
||
8001390: f7ff ffb0 bl 80012f4 <SysTick_Config>
|
||
8001394: 4603 mov r3, r0
|
||
}
|
||
8001396: 4618 mov r0, r3
|
||
8001398: 3708 adds r7, #8
|
||
800139a: 46bd mov sp, r7
|
||
800139c: bd80 pop {r7, pc}
|
||
...
|
||
|
||
080013a0 <HAL_GPIO_Init>:
|
||
* @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
|
||
* the configuration information for the specified GPIO peripheral.
|
||
* @retval None
|
||
*/
|
||
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
|
||
{
|
||
80013a0: b480 push {r7}
|
||
80013a2: b08b sub sp, #44 ; 0x2c
|
||
80013a4: af00 add r7, sp, #0
|
||
80013a6: 6078 str r0, [r7, #4]
|
||
80013a8: 6039 str r1, [r7, #0]
|
||
uint32_t position = 0x00u;
|
||
80013aa: 2300 movs r3, #0
|
||
80013ac: 627b str r3, [r7, #36] ; 0x24
|
||
uint32_t ioposition;
|
||
uint32_t iocurrent;
|
||
uint32_t temp;
|
||
uint32_t config = 0x00u;
|
||
80013ae: 2300 movs r3, #0
|
||
80013b0: 623b str r3, [r7, #32]
|
||
assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
|
||
assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
|
||
assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
|
||
|
||
/* Configure the port pins */
|
||
while (((GPIO_Init->Pin) >> position) != 0x00u)
|
||
80013b2: e179 b.n 80016a8 <HAL_GPIO_Init+0x308>
|
||
{
|
||
/* Get the IO position */
|
||
ioposition = (0x01uL << position);
|
||
80013b4: 2201 movs r2, #1
|
||
80013b6: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
80013b8: fa02 f303 lsl.w r3, r2, r3
|
||
80013bc: 61fb str r3, [r7, #28]
|
||
|
||
/* Get the current IO position */
|
||
iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
|
||
80013be: 683b ldr r3, [r7, #0]
|
||
80013c0: 681b ldr r3, [r3, #0]
|
||
80013c2: 69fa ldr r2, [r7, #28]
|
||
80013c4: 4013 ands r3, r2
|
||
80013c6: 61bb str r3, [r7, #24]
|
||
|
||
if (iocurrent == ioposition)
|
||
80013c8: 69ba ldr r2, [r7, #24]
|
||
80013ca: 69fb ldr r3, [r7, #28]
|
||
80013cc: 429a cmp r2, r3
|
||
80013ce: f040 8168 bne.w 80016a2 <HAL_GPIO_Init+0x302>
|
||
{
|
||
/* Check the Alternate function parameters */
|
||
assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
|
||
|
||
/* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
|
||
switch (GPIO_Init->Mode)
|
||
80013d2: 683b ldr r3, [r7, #0]
|
||
80013d4: 685b ldr r3, [r3, #4]
|
||
80013d6: 4aa0 ldr r2, [pc, #640] ; (8001658 <HAL_GPIO_Init+0x2b8>)
|
||
80013d8: 4293 cmp r3, r2
|
||
80013da: d05e beq.n 800149a <HAL_GPIO_Init+0xfa>
|
||
80013dc: 4a9e ldr r2, [pc, #632] ; (8001658 <HAL_GPIO_Init+0x2b8>)
|
||
80013de: 4293 cmp r3, r2
|
||
80013e0: d875 bhi.n 80014ce <HAL_GPIO_Init+0x12e>
|
||
80013e2: 4a9e ldr r2, [pc, #632] ; (800165c <HAL_GPIO_Init+0x2bc>)
|
||
80013e4: 4293 cmp r3, r2
|
||
80013e6: d058 beq.n 800149a <HAL_GPIO_Init+0xfa>
|
||
80013e8: 4a9c ldr r2, [pc, #624] ; (800165c <HAL_GPIO_Init+0x2bc>)
|
||
80013ea: 4293 cmp r3, r2
|
||
80013ec: d86f bhi.n 80014ce <HAL_GPIO_Init+0x12e>
|
||
80013ee: 4a9c ldr r2, [pc, #624] ; (8001660 <HAL_GPIO_Init+0x2c0>)
|
||
80013f0: 4293 cmp r3, r2
|
||
80013f2: d052 beq.n 800149a <HAL_GPIO_Init+0xfa>
|
||
80013f4: 4a9a ldr r2, [pc, #616] ; (8001660 <HAL_GPIO_Init+0x2c0>)
|
||
80013f6: 4293 cmp r3, r2
|
||
80013f8: d869 bhi.n 80014ce <HAL_GPIO_Init+0x12e>
|
||
80013fa: 4a9a ldr r2, [pc, #616] ; (8001664 <HAL_GPIO_Init+0x2c4>)
|
||
80013fc: 4293 cmp r3, r2
|
||
80013fe: d04c beq.n 800149a <HAL_GPIO_Init+0xfa>
|
||
8001400: 4a98 ldr r2, [pc, #608] ; (8001664 <HAL_GPIO_Init+0x2c4>)
|
||
8001402: 4293 cmp r3, r2
|
||
8001404: d863 bhi.n 80014ce <HAL_GPIO_Init+0x12e>
|
||
8001406: 4a98 ldr r2, [pc, #608] ; (8001668 <HAL_GPIO_Init+0x2c8>)
|
||
8001408: 4293 cmp r3, r2
|
||
800140a: d046 beq.n 800149a <HAL_GPIO_Init+0xfa>
|
||
800140c: 4a96 ldr r2, [pc, #600] ; (8001668 <HAL_GPIO_Init+0x2c8>)
|
||
800140e: 4293 cmp r3, r2
|
||
8001410: d85d bhi.n 80014ce <HAL_GPIO_Init+0x12e>
|
||
8001412: 2b12 cmp r3, #18
|
||
8001414: d82a bhi.n 800146c <HAL_GPIO_Init+0xcc>
|
||
8001416: 2b12 cmp r3, #18
|
||
8001418: d859 bhi.n 80014ce <HAL_GPIO_Init+0x12e>
|
||
800141a: a201 add r2, pc, #4 ; (adr r2, 8001420 <HAL_GPIO_Init+0x80>)
|
||
800141c: f852 f023 ldr.w pc, [r2, r3, lsl #2]
|
||
8001420: 0800149b .word 0x0800149b
|
||
8001424: 08001475 .word 0x08001475
|
||
8001428: 08001487 .word 0x08001487
|
||
800142c: 080014c9 .word 0x080014c9
|
||
8001430: 080014cf .word 0x080014cf
|
||
8001434: 080014cf .word 0x080014cf
|
||
8001438: 080014cf .word 0x080014cf
|
||
800143c: 080014cf .word 0x080014cf
|
||
8001440: 080014cf .word 0x080014cf
|
||
8001444: 080014cf .word 0x080014cf
|
||
8001448: 080014cf .word 0x080014cf
|
||
800144c: 080014cf .word 0x080014cf
|
||
8001450: 080014cf .word 0x080014cf
|
||
8001454: 080014cf .word 0x080014cf
|
||
8001458: 080014cf .word 0x080014cf
|
||
800145c: 080014cf .word 0x080014cf
|
||
8001460: 080014cf .word 0x080014cf
|
||
8001464: 0800147d .word 0x0800147d
|
||
8001468: 08001491 .word 0x08001491
|
||
800146c: 4a7f ldr r2, [pc, #508] ; (800166c <HAL_GPIO_Init+0x2cc>)
|
||
800146e: 4293 cmp r3, r2
|
||
8001470: d013 beq.n 800149a <HAL_GPIO_Init+0xfa>
|
||
config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
|
||
break;
|
||
|
||
/* Parameters are checked with assert_param */
|
||
default:
|
||
break;
|
||
8001472: e02c b.n 80014ce <HAL_GPIO_Init+0x12e>
|
||
config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
|
||
8001474: 683b ldr r3, [r7, #0]
|
||
8001476: 68db ldr r3, [r3, #12]
|
||
8001478: 623b str r3, [r7, #32]
|
||
break;
|
||
800147a: e029 b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
|
||
800147c: 683b ldr r3, [r7, #0]
|
||
800147e: 68db ldr r3, [r3, #12]
|
||
8001480: 3304 adds r3, #4
|
||
8001482: 623b str r3, [r7, #32]
|
||
break;
|
||
8001484: e024 b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
|
||
8001486: 683b ldr r3, [r7, #0]
|
||
8001488: 68db ldr r3, [r3, #12]
|
||
800148a: 3308 adds r3, #8
|
||
800148c: 623b str r3, [r7, #32]
|
||
break;
|
||
800148e: e01f b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
|
||
8001490: 683b ldr r3, [r7, #0]
|
||
8001492: 68db ldr r3, [r3, #12]
|
||
8001494: 330c adds r3, #12
|
||
8001496: 623b str r3, [r7, #32]
|
||
break;
|
||
8001498: e01a b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
if (GPIO_Init->Pull == GPIO_NOPULL)
|
||
800149a: 683b ldr r3, [r7, #0]
|
||
800149c: 689b ldr r3, [r3, #8]
|
||
800149e: 2b00 cmp r3, #0
|
||
80014a0: d102 bne.n 80014a8 <HAL_GPIO_Init+0x108>
|
||
config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
|
||
80014a2: 2304 movs r3, #4
|
||
80014a4: 623b str r3, [r7, #32]
|
||
break;
|
||
80014a6: e013 b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
else if (GPIO_Init->Pull == GPIO_PULLUP)
|
||
80014a8: 683b ldr r3, [r7, #0]
|
||
80014aa: 689b ldr r3, [r3, #8]
|
||
80014ac: 2b01 cmp r3, #1
|
||
80014ae: d105 bne.n 80014bc <HAL_GPIO_Init+0x11c>
|
||
config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
|
||
80014b0: 2308 movs r3, #8
|
||
80014b2: 623b str r3, [r7, #32]
|
||
GPIOx->BSRR = ioposition;
|
||
80014b4: 687b ldr r3, [r7, #4]
|
||
80014b6: 69fa ldr r2, [r7, #28]
|
||
80014b8: 611a str r2, [r3, #16]
|
||
break;
|
||
80014ba: e009 b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
|
||
80014bc: 2308 movs r3, #8
|
||
80014be: 623b str r3, [r7, #32]
|
||
GPIOx->BRR = ioposition;
|
||
80014c0: 687b ldr r3, [r7, #4]
|
||
80014c2: 69fa ldr r2, [r7, #28]
|
||
80014c4: 615a str r2, [r3, #20]
|
||
break;
|
||
80014c6: e003 b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
|
||
80014c8: 2300 movs r3, #0
|
||
80014ca: 623b str r3, [r7, #32]
|
||
break;
|
||
80014cc: e000 b.n 80014d0 <HAL_GPIO_Init+0x130>
|
||
break;
|
||
80014ce: bf00 nop
|
||
}
|
||
|
||
/* Check if the current bit belongs to first half or last half of the pin count number
|
||
in order to address CRH or CRL register*/
|
||
configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
|
||
80014d0: 69bb ldr r3, [r7, #24]
|
||
80014d2: 2bff cmp r3, #255 ; 0xff
|
||
80014d4: d801 bhi.n 80014da <HAL_GPIO_Init+0x13a>
|
||
80014d6: 687b ldr r3, [r7, #4]
|
||
80014d8: e001 b.n 80014de <HAL_GPIO_Init+0x13e>
|
||
80014da: 687b ldr r3, [r7, #4]
|
||
80014dc: 3304 adds r3, #4
|
||
80014de: 617b str r3, [r7, #20]
|
||
registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
|
||
80014e0: 69bb ldr r3, [r7, #24]
|
||
80014e2: 2bff cmp r3, #255 ; 0xff
|
||
80014e4: d802 bhi.n 80014ec <HAL_GPIO_Init+0x14c>
|
||
80014e6: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
80014e8: 009b lsls r3, r3, #2
|
||
80014ea: e002 b.n 80014f2 <HAL_GPIO_Init+0x152>
|
||
80014ec: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
80014ee: 3b08 subs r3, #8
|
||
80014f0: 009b lsls r3, r3, #2
|
||
80014f2: 613b str r3, [r7, #16]
|
||
|
||
/* Apply the new configuration of the pin to the register */
|
||
MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
|
||
80014f4: 697b ldr r3, [r7, #20]
|
||
80014f6: 681a ldr r2, [r3, #0]
|
||
80014f8: 210f movs r1, #15
|
||
80014fa: 693b ldr r3, [r7, #16]
|
||
80014fc: fa01 f303 lsl.w r3, r1, r3
|
||
8001500: 43db mvns r3, r3
|
||
8001502: 401a ands r2, r3
|
||
8001504: 6a39 ldr r1, [r7, #32]
|
||
8001506: 693b ldr r3, [r7, #16]
|
||
8001508: fa01 f303 lsl.w r3, r1, r3
|
||
800150c: 431a orrs r2, r3
|
||
800150e: 697b ldr r3, [r7, #20]
|
||
8001510: 601a str r2, [r3, #0]
|
||
|
||
/*--------------------- EXTI Mode Configuration ------------------------*/
|
||
/* Configure the External Interrupt or event for the current IO */
|
||
if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
|
||
8001512: 683b ldr r3, [r7, #0]
|
||
8001514: 685b ldr r3, [r3, #4]
|
||
8001516: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
|
||
800151a: 2b00 cmp r3, #0
|
||
800151c: f000 80c1 beq.w 80016a2 <HAL_GPIO_Init+0x302>
|
||
{
|
||
/* Enable AFIO Clock */
|
||
__HAL_RCC_AFIO_CLK_ENABLE();
|
||
8001520: 4b53 ldr r3, [pc, #332] ; (8001670 <HAL_GPIO_Init+0x2d0>)
|
||
8001522: 699b ldr r3, [r3, #24]
|
||
8001524: 4a52 ldr r2, [pc, #328] ; (8001670 <HAL_GPIO_Init+0x2d0>)
|
||
8001526: f043 0301 orr.w r3, r3, #1
|
||
800152a: 6193 str r3, [r2, #24]
|
||
800152c: 4b50 ldr r3, [pc, #320] ; (8001670 <HAL_GPIO_Init+0x2d0>)
|
||
800152e: 699b ldr r3, [r3, #24]
|
||
8001530: f003 0301 and.w r3, r3, #1
|
||
8001534: 60bb str r3, [r7, #8]
|
||
8001536: 68bb ldr r3, [r7, #8]
|
||
temp = AFIO->EXTICR[position >> 2u];
|
||
8001538: 4a4e ldr r2, [pc, #312] ; (8001674 <HAL_GPIO_Init+0x2d4>)
|
||
800153a: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
800153c: 089b lsrs r3, r3, #2
|
||
800153e: 3302 adds r3, #2
|
||
8001540: f852 3023 ldr.w r3, [r2, r3, lsl #2]
|
||
8001544: 60fb str r3, [r7, #12]
|
||
CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
|
||
8001546: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
8001548: f003 0303 and.w r3, r3, #3
|
||
800154c: 009b lsls r3, r3, #2
|
||
800154e: 220f movs r2, #15
|
||
8001550: fa02 f303 lsl.w r3, r2, r3
|
||
8001554: 43db mvns r3, r3
|
||
8001556: 68fa ldr r2, [r7, #12]
|
||
8001558: 4013 ands r3, r2
|
||
800155a: 60fb str r3, [r7, #12]
|
||
SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
|
||
800155c: 687b ldr r3, [r7, #4]
|
||
800155e: 4a46 ldr r2, [pc, #280] ; (8001678 <HAL_GPIO_Init+0x2d8>)
|
||
8001560: 4293 cmp r3, r2
|
||
8001562: d01f beq.n 80015a4 <HAL_GPIO_Init+0x204>
|
||
8001564: 687b ldr r3, [r7, #4]
|
||
8001566: 4a45 ldr r2, [pc, #276] ; (800167c <HAL_GPIO_Init+0x2dc>)
|
||
8001568: 4293 cmp r3, r2
|
||
800156a: d019 beq.n 80015a0 <HAL_GPIO_Init+0x200>
|
||
800156c: 687b ldr r3, [r7, #4]
|
||
800156e: 4a44 ldr r2, [pc, #272] ; (8001680 <HAL_GPIO_Init+0x2e0>)
|
||
8001570: 4293 cmp r3, r2
|
||
8001572: d013 beq.n 800159c <HAL_GPIO_Init+0x1fc>
|
||
8001574: 687b ldr r3, [r7, #4]
|
||
8001576: 4a43 ldr r2, [pc, #268] ; (8001684 <HAL_GPIO_Init+0x2e4>)
|
||
8001578: 4293 cmp r3, r2
|
||
800157a: d00d beq.n 8001598 <HAL_GPIO_Init+0x1f8>
|
||
800157c: 687b ldr r3, [r7, #4]
|
||
800157e: 4a42 ldr r2, [pc, #264] ; (8001688 <HAL_GPIO_Init+0x2e8>)
|
||
8001580: 4293 cmp r3, r2
|
||
8001582: d007 beq.n 8001594 <HAL_GPIO_Init+0x1f4>
|
||
8001584: 687b ldr r3, [r7, #4]
|
||
8001586: 4a41 ldr r2, [pc, #260] ; (800168c <HAL_GPIO_Init+0x2ec>)
|
||
8001588: 4293 cmp r3, r2
|
||
800158a: d101 bne.n 8001590 <HAL_GPIO_Init+0x1f0>
|
||
800158c: 2305 movs r3, #5
|
||
800158e: e00a b.n 80015a6 <HAL_GPIO_Init+0x206>
|
||
8001590: 2306 movs r3, #6
|
||
8001592: e008 b.n 80015a6 <HAL_GPIO_Init+0x206>
|
||
8001594: 2304 movs r3, #4
|
||
8001596: e006 b.n 80015a6 <HAL_GPIO_Init+0x206>
|
||
8001598: 2303 movs r3, #3
|
||
800159a: e004 b.n 80015a6 <HAL_GPIO_Init+0x206>
|
||
800159c: 2302 movs r3, #2
|
||
800159e: e002 b.n 80015a6 <HAL_GPIO_Init+0x206>
|
||
80015a0: 2301 movs r3, #1
|
||
80015a2: e000 b.n 80015a6 <HAL_GPIO_Init+0x206>
|
||
80015a4: 2300 movs r3, #0
|
||
80015a6: 6a7a ldr r2, [r7, #36] ; 0x24
|
||
80015a8: f002 0203 and.w r2, r2, #3
|
||
80015ac: 0092 lsls r2, r2, #2
|
||
80015ae: 4093 lsls r3, r2
|
||
80015b0: 68fa ldr r2, [r7, #12]
|
||
80015b2: 4313 orrs r3, r2
|
||
80015b4: 60fb str r3, [r7, #12]
|
||
AFIO->EXTICR[position >> 2u] = temp;
|
||
80015b6: 492f ldr r1, [pc, #188] ; (8001674 <HAL_GPIO_Init+0x2d4>)
|
||
80015b8: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
80015ba: 089b lsrs r3, r3, #2
|
||
80015bc: 3302 adds r3, #2
|
||
80015be: 68fa ldr r2, [r7, #12]
|
||
80015c0: f841 2023 str.w r2, [r1, r3, lsl #2]
|
||
|
||
|
||
/* Configure the interrupt mask */
|
||
if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
|
||
80015c4: 683b ldr r3, [r7, #0]
|
||
80015c6: 685b ldr r3, [r3, #4]
|
||
80015c8: f403 3380 and.w r3, r3, #65536 ; 0x10000
|
||
80015cc: 2b00 cmp r3, #0
|
||
80015ce: d006 beq.n 80015de <HAL_GPIO_Init+0x23e>
|
||
{
|
||
SET_BIT(EXTI->IMR, iocurrent);
|
||
80015d0: 4b2f ldr r3, [pc, #188] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
80015d2: 681a ldr r2, [r3, #0]
|
||
80015d4: 492e ldr r1, [pc, #184] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
80015d6: 69bb ldr r3, [r7, #24]
|
||
80015d8: 4313 orrs r3, r2
|
||
80015da: 600b str r3, [r1, #0]
|
||
80015dc: e006 b.n 80015ec <HAL_GPIO_Init+0x24c>
|
||
}
|
||
else
|
||
{
|
||
CLEAR_BIT(EXTI->IMR, iocurrent);
|
||
80015de: 4b2c ldr r3, [pc, #176] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
80015e0: 681a ldr r2, [r3, #0]
|
||
80015e2: 69bb ldr r3, [r7, #24]
|
||
80015e4: 43db mvns r3, r3
|
||
80015e6: 492a ldr r1, [pc, #168] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
80015e8: 4013 ands r3, r2
|
||
80015ea: 600b str r3, [r1, #0]
|
||
}
|
||
|
||
/* Configure the event mask */
|
||
if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
|
||
80015ec: 683b ldr r3, [r7, #0]
|
||
80015ee: 685b ldr r3, [r3, #4]
|
||
80015f0: f403 3300 and.w r3, r3, #131072 ; 0x20000
|
||
80015f4: 2b00 cmp r3, #0
|
||
80015f6: d006 beq.n 8001606 <HAL_GPIO_Init+0x266>
|
||
{
|
||
SET_BIT(EXTI->EMR, iocurrent);
|
||
80015f8: 4b25 ldr r3, [pc, #148] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
80015fa: 685a ldr r2, [r3, #4]
|
||
80015fc: 4924 ldr r1, [pc, #144] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
80015fe: 69bb ldr r3, [r7, #24]
|
||
8001600: 4313 orrs r3, r2
|
||
8001602: 604b str r3, [r1, #4]
|
||
8001604: e006 b.n 8001614 <HAL_GPIO_Init+0x274>
|
||
}
|
||
else
|
||
{
|
||
CLEAR_BIT(EXTI->EMR, iocurrent);
|
||
8001606: 4b22 ldr r3, [pc, #136] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
8001608: 685a ldr r2, [r3, #4]
|
||
800160a: 69bb ldr r3, [r7, #24]
|
||
800160c: 43db mvns r3, r3
|
||
800160e: 4920 ldr r1, [pc, #128] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
8001610: 4013 ands r3, r2
|
||
8001612: 604b str r3, [r1, #4]
|
||
}
|
||
|
||
/* Enable or disable the rising trigger */
|
||
if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
|
||
8001614: 683b ldr r3, [r7, #0]
|
||
8001616: 685b ldr r3, [r3, #4]
|
||
8001618: f403 1380 and.w r3, r3, #1048576 ; 0x100000
|
||
800161c: 2b00 cmp r3, #0
|
||
800161e: d006 beq.n 800162e <HAL_GPIO_Init+0x28e>
|
||
{
|
||
SET_BIT(EXTI->RTSR, iocurrent);
|
||
8001620: 4b1b ldr r3, [pc, #108] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
8001622: 689a ldr r2, [r3, #8]
|
||
8001624: 491a ldr r1, [pc, #104] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
8001626: 69bb ldr r3, [r7, #24]
|
||
8001628: 4313 orrs r3, r2
|
||
800162a: 608b str r3, [r1, #8]
|
||
800162c: e006 b.n 800163c <HAL_GPIO_Init+0x29c>
|
||
}
|
||
else
|
||
{
|
||
CLEAR_BIT(EXTI->RTSR, iocurrent);
|
||
800162e: 4b18 ldr r3, [pc, #96] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
8001630: 689a ldr r2, [r3, #8]
|
||
8001632: 69bb ldr r3, [r7, #24]
|
||
8001634: 43db mvns r3, r3
|
||
8001636: 4916 ldr r1, [pc, #88] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
8001638: 4013 ands r3, r2
|
||
800163a: 608b str r3, [r1, #8]
|
||
}
|
||
|
||
/* Enable or disable the falling trigger */
|
||
if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
|
||
800163c: 683b ldr r3, [r7, #0]
|
||
800163e: 685b ldr r3, [r3, #4]
|
||
8001640: f403 1300 and.w r3, r3, #2097152 ; 0x200000
|
||
8001644: 2b00 cmp r3, #0
|
||
8001646: d025 beq.n 8001694 <HAL_GPIO_Init+0x2f4>
|
||
{
|
||
SET_BIT(EXTI->FTSR, iocurrent);
|
||
8001648: 4b11 ldr r3, [pc, #68] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
800164a: 68da ldr r2, [r3, #12]
|
||
800164c: 4910 ldr r1, [pc, #64] ; (8001690 <HAL_GPIO_Init+0x2f0>)
|
||
800164e: 69bb ldr r3, [r7, #24]
|
||
8001650: 4313 orrs r3, r2
|
||
8001652: 60cb str r3, [r1, #12]
|
||
8001654: e025 b.n 80016a2 <HAL_GPIO_Init+0x302>
|
||
8001656: bf00 nop
|
||
8001658: 10320000 .word 0x10320000
|
||
800165c: 10310000 .word 0x10310000
|
||
8001660: 10220000 .word 0x10220000
|
||
8001664: 10210000 .word 0x10210000
|
||
8001668: 10120000 .word 0x10120000
|
||
800166c: 10110000 .word 0x10110000
|
||
8001670: 40021000 .word 0x40021000
|
||
8001674: 40010000 .word 0x40010000
|
||
8001678: 40010800 .word 0x40010800
|
||
800167c: 40010c00 .word 0x40010c00
|
||
8001680: 40011000 .word 0x40011000
|
||
8001684: 40011400 .word 0x40011400
|
||
8001688: 40011800 .word 0x40011800
|
||
800168c: 40011c00 .word 0x40011c00
|
||
8001690: 40010400 .word 0x40010400
|
||
}
|
||
else
|
||
{
|
||
CLEAR_BIT(EXTI->FTSR, iocurrent);
|
||
8001694: 4b0b ldr r3, [pc, #44] ; (80016c4 <HAL_GPIO_Init+0x324>)
|
||
8001696: 68da ldr r2, [r3, #12]
|
||
8001698: 69bb ldr r3, [r7, #24]
|
||
800169a: 43db mvns r3, r3
|
||
800169c: 4909 ldr r1, [pc, #36] ; (80016c4 <HAL_GPIO_Init+0x324>)
|
||
800169e: 4013 ands r3, r2
|
||
80016a0: 60cb str r3, [r1, #12]
|
||
}
|
||
}
|
||
}
|
||
|
||
position++;
|
||
80016a2: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
80016a4: 3301 adds r3, #1
|
||
80016a6: 627b str r3, [r7, #36] ; 0x24
|
||
while (((GPIO_Init->Pin) >> position) != 0x00u)
|
||
80016a8: 683b ldr r3, [r7, #0]
|
||
80016aa: 681a ldr r2, [r3, #0]
|
||
80016ac: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
80016ae: fa22 f303 lsr.w r3, r2, r3
|
||
80016b2: 2b00 cmp r3, #0
|
||
80016b4: f47f ae7e bne.w 80013b4 <HAL_GPIO_Init+0x14>
|
||
}
|
||
}
|
||
80016b8: bf00 nop
|
||
80016ba: bf00 nop
|
||
80016bc: 372c adds r7, #44 ; 0x2c
|
||
80016be: 46bd mov sp, r7
|
||
80016c0: bc80 pop {r7}
|
||
80016c2: 4770 bx lr
|
||
80016c4: 40010400 .word 0x40010400
|
||
|
||
080016c8 <HAL_GPIO_WritePin>:
|
||
* @arg GPIO_PIN_RESET: to clear the port pin
|
||
* @arg GPIO_PIN_SET: to set the port pin
|
||
* @retval None
|
||
*/
|
||
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
|
||
{
|
||
80016c8: b480 push {r7}
|
||
80016ca: b083 sub sp, #12
|
||
80016cc: af00 add r7, sp, #0
|
||
80016ce: 6078 str r0, [r7, #4]
|
||
80016d0: 460b mov r3, r1
|
||
80016d2: 807b strh r3, [r7, #2]
|
||
80016d4: 4613 mov r3, r2
|
||
80016d6: 707b strb r3, [r7, #1]
|
||
/* Check the parameters */
|
||
assert_param(IS_GPIO_PIN(GPIO_Pin));
|
||
assert_param(IS_GPIO_PIN_ACTION(PinState));
|
||
|
||
if (PinState != GPIO_PIN_RESET)
|
||
80016d8: 787b ldrb r3, [r7, #1]
|
||
80016da: 2b00 cmp r3, #0
|
||
80016dc: d003 beq.n 80016e6 <HAL_GPIO_WritePin+0x1e>
|
||
{
|
||
GPIOx->BSRR = GPIO_Pin;
|
||
80016de: 887a ldrh r2, [r7, #2]
|
||
80016e0: 687b ldr r3, [r7, #4]
|
||
80016e2: 611a str r2, [r3, #16]
|
||
}
|
||
else
|
||
{
|
||
GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
|
||
}
|
||
}
|
||
80016e4: e003 b.n 80016ee <HAL_GPIO_WritePin+0x26>
|
||
GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
|
||
80016e6: 887b ldrh r3, [r7, #2]
|
||
80016e8: 041a lsls r2, r3, #16
|
||
80016ea: 687b ldr r3, [r7, #4]
|
||
80016ec: 611a str r2, [r3, #16]
|
||
}
|
||
80016ee: bf00 nop
|
||
80016f0: 370c adds r7, #12
|
||
80016f2: 46bd mov sp, r7
|
||
80016f4: bc80 pop {r7}
|
||
80016f6: 4770 bx lr
|
||
|
||
080016f8 <HAL_RCC_OscConfig>:
|
||
* supported by this macro. User should request a transition to HSE Off
|
||
* first and then HSE On or HSE Bypass.
|
||
* @retval HAL status
|
||
*/
|
||
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
|
||
{
|
||
80016f8: b580 push {r7, lr}
|
||
80016fa: b086 sub sp, #24
|
||
80016fc: af00 add r7, sp, #0
|
||
80016fe: 6078 str r0, [r7, #4]
|
||
uint32_t tickstart;
|
||
uint32_t pll_config;
|
||
|
||
/* Check Null pointer */
|
||
if (RCC_OscInitStruct == NULL)
|
||
8001700: 687b ldr r3, [r7, #4]
|
||
8001702: 2b00 cmp r3, #0
|
||
8001704: d101 bne.n 800170a <HAL_RCC_OscConfig+0x12>
|
||
{
|
||
return HAL_ERROR;
|
||
8001706: 2301 movs r3, #1
|
||
8001708: e26c b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
|
||
/* Check the parameters */
|
||
assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
|
||
|
||
/*------------------------------- HSE Configuration ------------------------*/
|
||
if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
|
||
800170a: 687b ldr r3, [r7, #4]
|
||
800170c: 681b ldr r3, [r3, #0]
|
||
800170e: f003 0301 and.w r3, r3, #1
|
||
8001712: 2b00 cmp r3, #0
|
||
8001714: f000 8087 beq.w 8001826 <HAL_RCC_OscConfig+0x12e>
|
||
{
|
||
/* Check the parameters */
|
||
assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
|
||
|
||
/* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
|
||
if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
|
||
8001718: 4b92 ldr r3, [pc, #584] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
800171a: 685b ldr r3, [r3, #4]
|
||
800171c: f003 030c and.w r3, r3, #12
|
||
8001720: 2b04 cmp r3, #4
|
||
8001722: d00c beq.n 800173e <HAL_RCC_OscConfig+0x46>
|
||
|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
|
||
8001724: 4b8f ldr r3, [pc, #572] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001726: 685b ldr r3, [r3, #4]
|
||
8001728: f003 030c and.w r3, r3, #12
|
||
800172c: 2b08 cmp r3, #8
|
||
800172e: d112 bne.n 8001756 <HAL_RCC_OscConfig+0x5e>
|
||
8001730: 4b8c ldr r3, [pc, #560] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001732: 685b ldr r3, [r3, #4]
|
||
8001734: f403 3380 and.w r3, r3, #65536 ; 0x10000
|
||
8001738: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
|
||
800173c: d10b bne.n 8001756 <HAL_RCC_OscConfig+0x5e>
|
||
{
|
||
if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
|
||
800173e: 4b89 ldr r3, [pc, #548] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001740: 681b ldr r3, [r3, #0]
|
||
8001742: f403 3300 and.w r3, r3, #131072 ; 0x20000
|
||
8001746: 2b00 cmp r3, #0
|
||
8001748: d06c beq.n 8001824 <HAL_RCC_OscConfig+0x12c>
|
||
800174a: 687b ldr r3, [r7, #4]
|
||
800174c: 685b ldr r3, [r3, #4]
|
||
800174e: 2b00 cmp r3, #0
|
||
8001750: d168 bne.n 8001824 <HAL_RCC_OscConfig+0x12c>
|
||
{
|
||
return HAL_ERROR;
|
||
8001752: 2301 movs r3, #1
|
||
8001754: e246 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
}
|
||
}
|
||
else
|
||
{
|
||
/* Set the new HSE configuration ---------------------------------------*/
|
||
__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
|
||
8001756: 687b ldr r3, [r7, #4]
|
||
8001758: 685b ldr r3, [r3, #4]
|
||
800175a: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
|
||
800175e: d106 bne.n 800176e <HAL_RCC_OscConfig+0x76>
|
||
8001760: 4b80 ldr r3, [pc, #512] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001762: 681b ldr r3, [r3, #0]
|
||
8001764: 4a7f ldr r2, [pc, #508] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001766: f443 3380 orr.w r3, r3, #65536 ; 0x10000
|
||
800176a: 6013 str r3, [r2, #0]
|
||
800176c: e02e b.n 80017cc <HAL_RCC_OscConfig+0xd4>
|
||
800176e: 687b ldr r3, [r7, #4]
|
||
8001770: 685b ldr r3, [r3, #4]
|
||
8001772: 2b00 cmp r3, #0
|
||
8001774: d10c bne.n 8001790 <HAL_RCC_OscConfig+0x98>
|
||
8001776: 4b7b ldr r3, [pc, #492] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001778: 681b ldr r3, [r3, #0]
|
||
800177a: 4a7a ldr r2, [pc, #488] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
800177c: f423 3380 bic.w r3, r3, #65536 ; 0x10000
|
||
8001780: 6013 str r3, [r2, #0]
|
||
8001782: 4b78 ldr r3, [pc, #480] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001784: 681b ldr r3, [r3, #0]
|
||
8001786: 4a77 ldr r2, [pc, #476] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001788: f423 2380 bic.w r3, r3, #262144 ; 0x40000
|
||
800178c: 6013 str r3, [r2, #0]
|
||
800178e: e01d b.n 80017cc <HAL_RCC_OscConfig+0xd4>
|
||
8001790: 687b ldr r3, [r7, #4]
|
||
8001792: 685b ldr r3, [r3, #4]
|
||
8001794: f5b3 2fa0 cmp.w r3, #327680 ; 0x50000
|
||
8001798: d10c bne.n 80017b4 <HAL_RCC_OscConfig+0xbc>
|
||
800179a: 4b72 ldr r3, [pc, #456] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
800179c: 681b ldr r3, [r3, #0]
|
||
800179e: 4a71 ldr r2, [pc, #452] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017a0: f443 2380 orr.w r3, r3, #262144 ; 0x40000
|
||
80017a4: 6013 str r3, [r2, #0]
|
||
80017a6: 4b6f ldr r3, [pc, #444] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017a8: 681b ldr r3, [r3, #0]
|
||
80017aa: 4a6e ldr r2, [pc, #440] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017ac: f443 3380 orr.w r3, r3, #65536 ; 0x10000
|
||
80017b0: 6013 str r3, [r2, #0]
|
||
80017b2: e00b b.n 80017cc <HAL_RCC_OscConfig+0xd4>
|
||
80017b4: 4b6b ldr r3, [pc, #428] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017b6: 681b ldr r3, [r3, #0]
|
||
80017b8: 4a6a ldr r2, [pc, #424] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017ba: f423 3380 bic.w r3, r3, #65536 ; 0x10000
|
||
80017be: 6013 str r3, [r2, #0]
|
||
80017c0: 4b68 ldr r3, [pc, #416] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017c2: 681b ldr r3, [r3, #0]
|
||
80017c4: 4a67 ldr r2, [pc, #412] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017c6: f423 2380 bic.w r3, r3, #262144 ; 0x40000
|
||
80017ca: 6013 str r3, [r2, #0]
|
||
|
||
|
||
/* Check the HSE State */
|
||
if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
|
||
80017cc: 687b ldr r3, [r7, #4]
|
||
80017ce: 685b ldr r3, [r3, #4]
|
||
80017d0: 2b00 cmp r3, #0
|
||
80017d2: d013 beq.n 80017fc <HAL_RCC_OscConfig+0x104>
|
||
{
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
80017d4: f7ff fcd2 bl 800117c <HAL_GetTick>
|
||
80017d8: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till HSE is ready */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
|
||
80017da: e008 b.n 80017ee <HAL_RCC_OscConfig+0xf6>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
|
||
80017dc: f7ff fcce bl 800117c <HAL_GetTick>
|
||
80017e0: 4602 mov r2, r0
|
||
80017e2: 693b ldr r3, [r7, #16]
|
||
80017e4: 1ad3 subs r3, r2, r3
|
||
80017e6: 2b64 cmp r3, #100 ; 0x64
|
||
80017e8: d901 bls.n 80017ee <HAL_RCC_OscConfig+0xf6>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
80017ea: 2303 movs r3, #3
|
||
80017ec: e1fa b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
|
||
80017ee: 4b5d ldr r3, [pc, #372] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80017f0: 681b ldr r3, [r3, #0]
|
||
80017f2: f403 3300 and.w r3, r3, #131072 ; 0x20000
|
||
80017f6: 2b00 cmp r3, #0
|
||
80017f8: d0f0 beq.n 80017dc <HAL_RCC_OscConfig+0xe4>
|
||
80017fa: e014 b.n 8001826 <HAL_RCC_OscConfig+0x12e>
|
||
}
|
||
}
|
||
else
|
||
{
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
80017fc: f7ff fcbe bl 800117c <HAL_GetTick>
|
||
8001800: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till HSE is disabled */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
|
||
8001802: e008 b.n 8001816 <HAL_RCC_OscConfig+0x11e>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
|
||
8001804: f7ff fcba bl 800117c <HAL_GetTick>
|
||
8001808: 4602 mov r2, r0
|
||
800180a: 693b ldr r3, [r7, #16]
|
||
800180c: 1ad3 subs r3, r2, r3
|
||
800180e: 2b64 cmp r3, #100 ; 0x64
|
||
8001810: d901 bls.n 8001816 <HAL_RCC_OscConfig+0x11e>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
8001812: 2303 movs r3, #3
|
||
8001814: e1e6 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
|
||
8001816: 4b53 ldr r3, [pc, #332] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001818: 681b ldr r3, [r3, #0]
|
||
800181a: f403 3300 and.w r3, r3, #131072 ; 0x20000
|
||
800181e: 2b00 cmp r3, #0
|
||
8001820: d1f0 bne.n 8001804 <HAL_RCC_OscConfig+0x10c>
|
||
8001822: e000 b.n 8001826 <HAL_RCC_OscConfig+0x12e>
|
||
if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
|
||
8001824: bf00 nop
|
||
}
|
||
}
|
||
}
|
||
}
|
||
/*----------------------------- HSI Configuration --------------------------*/
|
||
if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
|
||
8001826: 687b ldr r3, [r7, #4]
|
||
8001828: 681b ldr r3, [r3, #0]
|
||
800182a: f003 0302 and.w r3, r3, #2
|
||
800182e: 2b00 cmp r3, #0
|
||
8001830: d063 beq.n 80018fa <HAL_RCC_OscConfig+0x202>
|
||
/* Check the parameters */
|
||
assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
|
||
assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
|
||
|
||
/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
|
||
if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
|
||
8001832: 4b4c ldr r3, [pc, #304] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001834: 685b ldr r3, [r3, #4]
|
||
8001836: f003 030c and.w r3, r3, #12
|
||
800183a: 2b00 cmp r3, #0
|
||
800183c: d00b beq.n 8001856 <HAL_RCC_OscConfig+0x15e>
|
||
|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
|
||
800183e: 4b49 ldr r3, [pc, #292] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001840: 685b ldr r3, [r3, #4]
|
||
8001842: f003 030c and.w r3, r3, #12
|
||
8001846: 2b08 cmp r3, #8
|
||
8001848: d11c bne.n 8001884 <HAL_RCC_OscConfig+0x18c>
|
||
800184a: 4b46 ldr r3, [pc, #280] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
800184c: 685b ldr r3, [r3, #4]
|
||
800184e: f403 3380 and.w r3, r3, #65536 ; 0x10000
|
||
8001852: 2b00 cmp r3, #0
|
||
8001854: d116 bne.n 8001884 <HAL_RCC_OscConfig+0x18c>
|
||
{
|
||
/* When HSI is used as system clock it will not disabled */
|
||
if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
|
||
8001856: 4b43 ldr r3, [pc, #268] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001858: 681b ldr r3, [r3, #0]
|
||
800185a: f003 0302 and.w r3, r3, #2
|
||
800185e: 2b00 cmp r3, #0
|
||
8001860: d005 beq.n 800186e <HAL_RCC_OscConfig+0x176>
|
||
8001862: 687b ldr r3, [r7, #4]
|
||
8001864: 691b ldr r3, [r3, #16]
|
||
8001866: 2b01 cmp r3, #1
|
||
8001868: d001 beq.n 800186e <HAL_RCC_OscConfig+0x176>
|
||
{
|
||
return HAL_ERROR;
|
||
800186a: 2301 movs r3, #1
|
||
800186c: e1ba b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
}
|
||
/* Otherwise, just the calibration is allowed */
|
||
else
|
||
{
|
||
/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
|
||
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
|
||
800186e: 4b3d ldr r3, [pc, #244] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001870: 681b ldr r3, [r3, #0]
|
||
8001872: f023 02f8 bic.w r2, r3, #248 ; 0xf8
|
||
8001876: 687b ldr r3, [r7, #4]
|
||
8001878: 695b ldr r3, [r3, #20]
|
||
800187a: 00db lsls r3, r3, #3
|
||
800187c: 4939 ldr r1, [pc, #228] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
800187e: 4313 orrs r3, r2
|
||
8001880: 600b str r3, [r1, #0]
|
||
if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
|
||
8001882: e03a b.n 80018fa <HAL_RCC_OscConfig+0x202>
|
||
}
|
||
}
|
||
else
|
||
{
|
||
/* Check the HSI State */
|
||
if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
|
||
8001884: 687b ldr r3, [r7, #4]
|
||
8001886: 691b ldr r3, [r3, #16]
|
||
8001888: 2b00 cmp r3, #0
|
||
800188a: d020 beq.n 80018ce <HAL_RCC_OscConfig+0x1d6>
|
||
{
|
||
/* Enable the Internal High Speed oscillator (HSI). */
|
||
__HAL_RCC_HSI_ENABLE();
|
||
800188c: 4b36 ldr r3, [pc, #216] ; (8001968 <HAL_RCC_OscConfig+0x270>)
|
||
800188e: 2201 movs r2, #1
|
||
8001890: 601a str r2, [r3, #0]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001892: f7ff fc73 bl 800117c <HAL_GetTick>
|
||
8001896: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till HSI is ready */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
|
||
8001898: e008 b.n 80018ac <HAL_RCC_OscConfig+0x1b4>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
|
||
800189a: f7ff fc6f bl 800117c <HAL_GetTick>
|
||
800189e: 4602 mov r2, r0
|
||
80018a0: 693b ldr r3, [r7, #16]
|
||
80018a2: 1ad3 subs r3, r2, r3
|
||
80018a4: 2b02 cmp r3, #2
|
||
80018a6: d901 bls.n 80018ac <HAL_RCC_OscConfig+0x1b4>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
80018a8: 2303 movs r3, #3
|
||
80018aa: e19b b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
|
||
80018ac: 4b2d ldr r3, [pc, #180] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80018ae: 681b ldr r3, [r3, #0]
|
||
80018b0: f003 0302 and.w r3, r3, #2
|
||
80018b4: 2b00 cmp r3, #0
|
||
80018b6: d0f0 beq.n 800189a <HAL_RCC_OscConfig+0x1a2>
|
||
}
|
||
}
|
||
|
||
/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
|
||
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
|
||
80018b8: 4b2a ldr r3, [pc, #168] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80018ba: 681b ldr r3, [r3, #0]
|
||
80018bc: f023 02f8 bic.w r2, r3, #248 ; 0xf8
|
||
80018c0: 687b ldr r3, [r7, #4]
|
||
80018c2: 695b ldr r3, [r3, #20]
|
||
80018c4: 00db lsls r3, r3, #3
|
||
80018c6: 4927 ldr r1, [pc, #156] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80018c8: 4313 orrs r3, r2
|
||
80018ca: 600b str r3, [r1, #0]
|
||
80018cc: e015 b.n 80018fa <HAL_RCC_OscConfig+0x202>
|
||
}
|
||
else
|
||
{
|
||
/* Disable the Internal High Speed oscillator (HSI). */
|
||
__HAL_RCC_HSI_DISABLE();
|
||
80018ce: 4b26 ldr r3, [pc, #152] ; (8001968 <HAL_RCC_OscConfig+0x270>)
|
||
80018d0: 2200 movs r2, #0
|
||
80018d2: 601a str r2, [r3, #0]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
80018d4: f7ff fc52 bl 800117c <HAL_GetTick>
|
||
80018d8: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till HSI is disabled */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
|
||
80018da: e008 b.n 80018ee <HAL_RCC_OscConfig+0x1f6>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
|
||
80018dc: f7ff fc4e bl 800117c <HAL_GetTick>
|
||
80018e0: 4602 mov r2, r0
|
||
80018e2: 693b ldr r3, [r7, #16]
|
||
80018e4: 1ad3 subs r3, r2, r3
|
||
80018e6: 2b02 cmp r3, #2
|
||
80018e8: d901 bls.n 80018ee <HAL_RCC_OscConfig+0x1f6>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
80018ea: 2303 movs r3, #3
|
||
80018ec: e17a b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
|
||
80018ee: 4b1d ldr r3, [pc, #116] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
80018f0: 681b ldr r3, [r3, #0]
|
||
80018f2: f003 0302 and.w r3, r3, #2
|
||
80018f6: 2b00 cmp r3, #0
|
||
80018f8: d1f0 bne.n 80018dc <HAL_RCC_OscConfig+0x1e4>
|
||
}
|
||
}
|
||
}
|
||
}
|
||
/*------------------------------ LSI Configuration -------------------------*/
|
||
if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
|
||
80018fa: 687b ldr r3, [r7, #4]
|
||
80018fc: 681b ldr r3, [r3, #0]
|
||
80018fe: f003 0308 and.w r3, r3, #8
|
||
8001902: 2b00 cmp r3, #0
|
||
8001904: d03a beq.n 800197c <HAL_RCC_OscConfig+0x284>
|
||
{
|
||
/* Check the parameters */
|
||
assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
|
||
|
||
/* Check the LSI State */
|
||
if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
|
||
8001906: 687b ldr r3, [r7, #4]
|
||
8001908: 699b ldr r3, [r3, #24]
|
||
800190a: 2b00 cmp r3, #0
|
||
800190c: d019 beq.n 8001942 <HAL_RCC_OscConfig+0x24a>
|
||
{
|
||
/* Enable the Internal Low Speed oscillator (LSI). */
|
||
__HAL_RCC_LSI_ENABLE();
|
||
800190e: 4b17 ldr r3, [pc, #92] ; (800196c <HAL_RCC_OscConfig+0x274>)
|
||
8001910: 2201 movs r2, #1
|
||
8001912: 601a str r2, [r3, #0]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001914: f7ff fc32 bl 800117c <HAL_GetTick>
|
||
8001918: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till LSI is ready */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
|
||
800191a: e008 b.n 800192e <HAL_RCC_OscConfig+0x236>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
|
||
800191c: f7ff fc2e bl 800117c <HAL_GetTick>
|
||
8001920: 4602 mov r2, r0
|
||
8001922: 693b ldr r3, [r7, #16]
|
||
8001924: 1ad3 subs r3, r2, r3
|
||
8001926: 2b02 cmp r3, #2
|
||
8001928: d901 bls.n 800192e <HAL_RCC_OscConfig+0x236>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
800192a: 2303 movs r3, #3
|
||
800192c: e15a b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
|
||
800192e: 4b0d ldr r3, [pc, #52] ; (8001964 <HAL_RCC_OscConfig+0x26c>)
|
||
8001930: 6a5b ldr r3, [r3, #36] ; 0x24
|
||
8001932: f003 0302 and.w r3, r3, #2
|
||
8001936: 2b00 cmp r3, #0
|
||
8001938: d0f0 beq.n 800191c <HAL_RCC_OscConfig+0x224>
|
||
}
|
||
}
|
||
/* To have a fully stabilized clock in the specified range, a software delay of 1ms
|
||
should be added.*/
|
||
RCC_Delay(1);
|
||
800193a: 2001 movs r0, #1
|
||
800193c: f000 faa6 bl 8001e8c <RCC_Delay>
|
||
8001940: e01c b.n 800197c <HAL_RCC_OscConfig+0x284>
|
||
}
|
||
else
|
||
{
|
||
/* Disable the Internal Low Speed oscillator (LSI). */
|
||
__HAL_RCC_LSI_DISABLE();
|
||
8001942: 4b0a ldr r3, [pc, #40] ; (800196c <HAL_RCC_OscConfig+0x274>)
|
||
8001944: 2200 movs r2, #0
|
||
8001946: 601a str r2, [r3, #0]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001948: f7ff fc18 bl 800117c <HAL_GetTick>
|
||
800194c: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till LSI is disabled */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
|
||
800194e: e00f b.n 8001970 <HAL_RCC_OscConfig+0x278>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
|
||
8001950: f7ff fc14 bl 800117c <HAL_GetTick>
|
||
8001954: 4602 mov r2, r0
|
||
8001956: 693b ldr r3, [r7, #16]
|
||
8001958: 1ad3 subs r3, r2, r3
|
||
800195a: 2b02 cmp r3, #2
|
||
800195c: d908 bls.n 8001970 <HAL_RCC_OscConfig+0x278>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
800195e: 2303 movs r3, #3
|
||
8001960: e140 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
8001962: bf00 nop
|
||
8001964: 40021000 .word 0x40021000
|
||
8001968: 42420000 .word 0x42420000
|
||
800196c: 42420480 .word 0x42420480
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
|
||
8001970: 4b9e ldr r3, [pc, #632] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001972: 6a5b ldr r3, [r3, #36] ; 0x24
|
||
8001974: f003 0302 and.w r3, r3, #2
|
||
8001978: 2b00 cmp r3, #0
|
||
800197a: d1e9 bne.n 8001950 <HAL_RCC_OscConfig+0x258>
|
||
}
|
||
}
|
||
}
|
||
}
|
||
/*------------------------------ LSE Configuration -------------------------*/
|
||
if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
|
||
800197c: 687b ldr r3, [r7, #4]
|
||
800197e: 681b ldr r3, [r3, #0]
|
||
8001980: f003 0304 and.w r3, r3, #4
|
||
8001984: 2b00 cmp r3, #0
|
||
8001986: f000 80a6 beq.w 8001ad6 <HAL_RCC_OscConfig+0x3de>
|
||
{
|
||
FlagStatus pwrclkchanged = RESET;
|
||
800198a: 2300 movs r3, #0
|
||
800198c: 75fb strb r3, [r7, #23]
|
||
/* Check the parameters */
|
||
assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
|
||
|
||
/* Update LSE configuration in Backup Domain control register */
|
||
/* Requires to enable write access to Backup Domain of necessary */
|
||
if (__HAL_RCC_PWR_IS_CLK_DISABLED())
|
||
800198e: 4b97 ldr r3, [pc, #604] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001990: 69db ldr r3, [r3, #28]
|
||
8001992: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
|
||
8001996: 2b00 cmp r3, #0
|
||
8001998: d10d bne.n 80019b6 <HAL_RCC_OscConfig+0x2be>
|
||
{
|
||
__HAL_RCC_PWR_CLK_ENABLE();
|
||
800199a: 4b94 ldr r3, [pc, #592] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
800199c: 69db ldr r3, [r3, #28]
|
||
800199e: 4a93 ldr r2, [pc, #588] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
80019a0: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000
|
||
80019a4: 61d3 str r3, [r2, #28]
|
||
80019a6: 4b91 ldr r3, [pc, #580] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
80019a8: 69db ldr r3, [r3, #28]
|
||
80019aa: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
|
||
80019ae: 60bb str r3, [r7, #8]
|
||
80019b0: 68bb ldr r3, [r7, #8]
|
||
pwrclkchanged = SET;
|
||
80019b2: 2301 movs r3, #1
|
||
80019b4: 75fb strb r3, [r7, #23]
|
||
}
|
||
|
||
if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
|
||
80019b6: 4b8e ldr r3, [pc, #568] ; (8001bf0 <HAL_RCC_OscConfig+0x4f8>)
|
||
80019b8: 681b ldr r3, [r3, #0]
|
||
80019ba: f403 7380 and.w r3, r3, #256 ; 0x100
|
||
80019be: 2b00 cmp r3, #0
|
||
80019c0: d118 bne.n 80019f4 <HAL_RCC_OscConfig+0x2fc>
|
||
{
|
||
/* Enable write access to Backup domain */
|
||
SET_BIT(PWR->CR, PWR_CR_DBP);
|
||
80019c2: 4b8b ldr r3, [pc, #556] ; (8001bf0 <HAL_RCC_OscConfig+0x4f8>)
|
||
80019c4: 681b ldr r3, [r3, #0]
|
||
80019c6: 4a8a ldr r2, [pc, #552] ; (8001bf0 <HAL_RCC_OscConfig+0x4f8>)
|
||
80019c8: f443 7380 orr.w r3, r3, #256 ; 0x100
|
||
80019cc: 6013 str r3, [r2, #0]
|
||
|
||
/* Wait for Backup domain Write protection disable */
|
||
tickstart = HAL_GetTick();
|
||
80019ce: f7ff fbd5 bl 800117c <HAL_GetTick>
|
||
80019d2: 6138 str r0, [r7, #16]
|
||
|
||
while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
|
||
80019d4: e008 b.n 80019e8 <HAL_RCC_OscConfig+0x2f0>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
|
||
80019d6: f7ff fbd1 bl 800117c <HAL_GetTick>
|
||
80019da: 4602 mov r2, r0
|
||
80019dc: 693b ldr r3, [r7, #16]
|
||
80019de: 1ad3 subs r3, r2, r3
|
||
80019e0: 2b64 cmp r3, #100 ; 0x64
|
||
80019e2: d901 bls.n 80019e8 <HAL_RCC_OscConfig+0x2f0>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
80019e4: 2303 movs r3, #3
|
||
80019e6: e0fd b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
|
||
80019e8: 4b81 ldr r3, [pc, #516] ; (8001bf0 <HAL_RCC_OscConfig+0x4f8>)
|
||
80019ea: 681b ldr r3, [r3, #0]
|
||
80019ec: f403 7380 and.w r3, r3, #256 ; 0x100
|
||
80019f0: 2b00 cmp r3, #0
|
||
80019f2: d0f0 beq.n 80019d6 <HAL_RCC_OscConfig+0x2de>
|
||
}
|
||
}
|
||
}
|
||
|
||
/* Set the new LSE configuration -----------------------------------------*/
|
||
__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
|
||
80019f4: 687b ldr r3, [r7, #4]
|
||
80019f6: 68db ldr r3, [r3, #12]
|
||
80019f8: 2b01 cmp r3, #1
|
||
80019fa: d106 bne.n 8001a0a <HAL_RCC_OscConfig+0x312>
|
||
80019fc: 4b7b ldr r3, [pc, #492] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
80019fe: 6a1b ldr r3, [r3, #32]
|
||
8001a00: 4a7a ldr r2, [pc, #488] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a02: f043 0301 orr.w r3, r3, #1
|
||
8001a06: 6213 str r3, [r2, #32]
|
||
8001a08: e02d b.n 8001a66 <HAL_RCC_OscConfig+0x36e>
|
||
8001a0a: 687b ldr r3, [r7, #4]
|
||
8001a0c: 68db ldr r3, [r3, #12]
|
||
8001a0e: 2b00 cmp r3, #0
|
||
8001a10: d10c bne.n 8001a2c <HAL_RCC_OscConfig+0x334>
|
||
8001a12: 4b76 ldr r3, [pc, #472] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a14: 6a1b ldr r3, [r3, #32]
|
||
8001a16: 4a75 ldr r2, [pc, #468] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a18: f023 0301 bic.w r3, r3, #1
|
||
8001a1c: 6213 str r3, [r2, #32]
|
||
8001a1e: 4b73 ldr r3, [pc, #460] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a20: 6a1b ldr r3, [r3, #32]
|
||
8001a22: 4a72 ldr r2, [pc, #456] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a24: f023 0304 bic.w r3, r3, #4
|
||
8001a28: 6213 str r3, [r2, #32]
|
||
8001a2a: e01c b.n 8001a66 <HAL_RCC_OscConfig+0x36e>
|
||
8001a2c: 687b ldr r3, [r7, #4]
|
||
8001a2e: 68db ldr r3, [r3, #12]
|
||
8001a30: 2b05 cmp r3, #5
|
||
8001a32: d10c bne.n 8001a4e <HAL_RCC_OscConfig+0x356>
|
||
8001a34: 4b6d ldr r3, [pc, #436] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a36: 6a1b ldr r3, [r3, #32]
|
||
8001a38: 4a6c ldr r2, [pc, #432] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a3a: f043 0304 orr.w r3, r3, #4
|
||
8001a3e: 6213 str r3, [r2, #32]
|
||
8001a40: 4b6a ldr r3, [pc, #424] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a42: 6a1b ldr r3, [r3, #32]
|
||
8001a44: 4a69 ldr r2, [pc, #420] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a46: f043 0301 orr.w r3, r3, #1
|
||
8001a4a: 6213 str r3, [r2, #32]
|
||
8001a4c: e00b b.n 8001a66 <HAL_RCC_OscConfig+0x36e>
|
||
8001a4e: 4b67 ldr r3, [pc, #412] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a50: 6a1b ldr r3, [r3, #32]
|
||
8001a52: 4a66 ldr r2, [pc, #408] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a54: f023 0301 bic.w r3, r3, #1
|
||
8001a58: 6213 str r3, [r2, #32]
|
||
8001a5a: 4b64 ldr r3, [pc, #400] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a5c: 6a1b ldr r3, [r3, #32]
|
||
8001a5e: 4a63 ldr r2, [pc, #396] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a60: f023 0304 bic.w r3, r3, #4
|
||
8001a64: 6213 str r3, [r2, #32]
|
||
/* Check the LSE State */
|
||
if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
|
||
8001a66: 687b ldr r3, [r7, #4]
|
||
8001a68: 68db ldr r3, [r3, #12]
|
||
8001a6a: 2b00 cmp r3, #0
|
||
8001a6c: d015 beq.n 8001a9a <HAL_RCC_OscConfig+0x3a2>
|
||
{
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001a6e: f7ff fb85 bl 800117c <HAL_GetTick>
|
||
8001a72: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till LSE is ready */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
|
||
8001a74: e00a b.n 8001a8c <HAL_RCC_OscConfig+0x394>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
|
||
8001a76: f7ff fb81 bl 800117c <HAL_GetTick>
|
||
8001a7a: 4602 mov r2, r0
|
||
8001a7c: 693b ldr r3, [r7, #16]
|
||
8001a7e: 1ad3 subs r3, r2, r3
|
||
8001a80: f241 3288 movw r2, #5000 ; 0x1388
|
||
8001a84: 4293 cmp r3, r2
|
||
8001a86: d901 bls.n 8001a8c <HAL_RCC_OscConfig+0x394>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
8001a88: 2303 movs r3, #3
|
||
8001a8a: e0ab b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
|
||
8001a8c: 4b57 ldr r3, [pc, #348] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001a8e: 6a1b ldr r3, [r3, #32]
|
||
8001a90: f003 0302 and.w r3, r3, #2
|
||
8001a94: 2b00 cmp r3, #0
|
||
8001a96: d0ee beq.n 8001a76 <HAL_RCC_OscConfig+0x37e>
|
||
8001a98: e014 b.n 8001ac4 <HAL_RCC_OscConfig+0x3cc>
|
||
}
|
||
}
|
||
else
|
||
{
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001a9a: f7ff fb6f bl 800117c <HAL_GetTick>
|
||
8001a9e: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till LSE is disabled */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
|
||
8001aa0: e00a b.n 8001ab8 <HAL_RCC_OscConfig+0x3c0>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
|
||
8001aa2: f7ff fb6b bl 800117c <HAL_GetTick>
|
||
8001aa6: 4602 mov r2, r0
|
||
8001aa8: 693b ldr r3, [r7, #16]
|
||
8001aaa: 1ad3 subs r3, r2, r3
|
||
8001aac: f241 3288 movw r2, #5000 ; 0x1388
|
||
8001ab0: 4293 cmp r3, r2
|
||
8001ab2: d901 bls.n 8001ab8 <HAL_RCC_OscConfig+0x3c0>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
8001ab4: 2303 movs r3, #3
|
||
8001ab6: e095 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
|
||
8001ab8: 4b4c ldr r3, [pc, #304] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001aba: 6a1b ldr r3, [r3, #32]
|
||
8001abc: f003 0302 and.w r3, r3, #2
|
||
8001ac0: 2b00 cmp r3, #0
|
||
8001ac2: d1ee bne.n 8001aa2 <HAL_RCC_OscConfig+0x3aa>
|
||
}
|
||
}
|
||
}
|
||
|
||
/* Require to disable power clock if necessary */
|
||
if (pwrclkchanged == SET)
|
||
8001ac4: 7dfb ldrb r3, [r7, #23]
|
||
8001ac6: 2b01 cmp r3, #1
|
||
8001ac8: d105 bne.n 8001ad6 <HAL_RCC_OscConfig+0x3de>
|
||
{
|
||
__HAL_RCC_PWR_CLK_DISABLE();
|
||
8001aca: 4b48 ldr r3, [pc, #288] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001acc: 69db ldr r3, [r3, #28]
|
||
8001ace: 4a47 ldr r2, [pc, #284] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001ad0: f023 5380 bic.w r3, r3, #268435456 ; 0x10000000
|
||
8001ad4: 61d3 str r3, [r2, #28]
|
||
|
||
#endif /* RCC_CR_PLL2ON */
|
||
/*-------------------------------- PLL Configuration -----------------------*/
|
||
/* Check the parameters */
|
||
assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
|
||
if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
|
||
8001ad6: 687b ldr r3, [r7, #4]
|
||
8001ad8: 69db ldr r3, [r3, #28]
|
||
8001ada: 2b00 cmp r3, #0
|
||
8001adc: f000 8081 beq.w 8001be2 <HAL_RCC_OscConfig+0x4ea>
|
||
{
|
||
/* Check if the PLL is used as system clock or not */
|
||
if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
|
||
8001ae0: 4b42 ldr r3, [pc, #264] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001ae2: 685b ldr r3, [r3, #4]
|
||
8001ae4: f003 030c and.w r3, r3, #12
|
||
8001ae8: 2b08 cmp r3, #8
|
||
8001aea: d061 beq.n 8001bb0 <HAL_RCC_OscConfig+0x4b8>
|
||
{
|
||
if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
|
||
8001aec: 687b ldr r3, [r7, #4]
|
||
8001aee: 69db ldr r3, [r3, #28]
|
||
8001af0: 2b02 cmp r3, #2
|
||
8001af2: d146 bne.n 8001b82 <HAL_RCC_OscConfig+0x48a>
|
||
/* Check the parameters */
|
||
assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
|
||
assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
|
||
|
||
/* Disable the main PLL. */
|
||
__HAL_RCC_PLL_DISABLE();
|
||
8001af4: 4b3f ldr r3, [pc, #252] ; (8001bf4 <HAL_RCC_OscConfig+0x4fc>)
|
||
8001af6: 2200 movs r2, #0
|
||
8001af8: 601a str r2, [r3, #0]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001afa: f7ff fb3f bl 800117c <HAL_GetTick>
|
||
8001afe: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till PLL is disabled */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
|
||
8001b00: e008 b.n 8001b14 <HAL_RCC_OscConfig+0x41c>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
|
||
8001b02: f7ff fb3b bl 800117c <HAL_GetTick>
|
||
8001b06: 4602 mov r2, r0
|
||
8001b08: 693b ldr r3, [r7, #16]
|
||
8001b0a: 1ad3 subs r3, r2, r3
|
||
8001b0c: 2b02 cmp r3, #2
|
||
8001b0e: d901 bls.n 8001b14 <HAL_RCC_OscConfig+0x41c>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
8001b10: 2303 movs r3, #3
|
||
8001b12: e067 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
|
||
8001b14: 4b35 ldr r3, [pc, #212] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001b16: 681b ldr r3, [r3, #0]
|
||
8001b18: f003 7300 and.w r3, r3, #33554432 ; 0x2000000
|
||
8001b1c: 2b00 cmp r3, #0
|
||
8001b1e: d1f0 bne.n 8001b02 <HAL_RCC_OscConfig+0x40a>
|
||
}
|
||
}
|
||
|
||
/* Configure the HSE prediv factor --------------------------------*/
|
||
/* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
|
||
if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
|
||
8001b20: 687b ldr r3, [r7, #4]
|
||
8001b22: 6a1b ldr r3, [r3, #32]
|
||
8001b24: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
|
||
8001b28: d108 bne.n 8001b3c <HAL_RCC_OscConfig+0x444>
|
||
/* Set PREDIV1 source */
|
||
SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
|
||
#endif /* RCC_CFGR2_PREDIV1SRC */
|
||
|
||
/* Set PREDIV1 Value */
|
||
__HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
|
||
8001b2a: 4b30 ldr r3, [pc, #192] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001b2c: 685b ldr r3, [r3, #4]
|
||
8001b2e: f423 3200 bic.w r2, r3, #131072 ; 0x20000
|
||
8001b32: 687b ldr r3, [r7, #4]
|
||
8001b34: 689b ldr r3, [r3, #8]
|
||
8001b36: 492d ldr r1, [pc, #180] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001b38: 4313 orrs r3, r2
|
||
8001b3a: 604b str r3, [r1, #4]
|
||
}
|
||
|
||
/* Configure the main PLL clock source and multiplication factors. */
|
||
__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
|
||
8001b3c: 4b2b ldr r3, [pc, #172] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001b3e: 685b ldr r3, [r3, #4]
|
||
8001b40: f423 1274 bic.w r2, r3, #3997696 ; 0x3d0000
|
||
8001b44: 687b ldr r3, [r7, #4]
|
||
8001b46: 6a19 ldr r1, [r3, #32]
|
||
8001b48: 687b ldr r3, [r7, #4]
|
||
8001b4a: 6a5b ldr r3, [r3, #36] ; 0x24
|
||
8001b4c: 430b orrs r3, r1
|
||
8001b4e: 4927 ldr r1, [pc, #156] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001b50: 4313 orrs r3, r2
|
||
8001b52: 604b str r3, [r1, #4]
|
||
RCC_OscInitStruct->PLL.PLLMUL);
|
||
/* Enable the main PLL. */
|
||
__HAL_RCC_PLL_ENABLE();
|
||
8001b54: 4b27 ldr r3, [pc, #156] ; (8001bf4 <HAL_RCC_OscConfig+0x4fc>)
|
||
8001b56: 2201 movs r2, #1
|
||
8001b58: 601a str r2, [r3, #0]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001b5a: f7ff fb0f bl 800117c <HAL_GetTick>
|
||
8001b5e: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till PLL is ready */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
|
||
8001b60: e008 b.n 8001b74 <HAL_RCC_OscConfig+0x47c>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
|
||
8001b62: f7ff fb0b bl 800117c <HAL_GetTick>
|
||
8001b66: 4602 mov r2, r0
|
||
8001b68: 693b ldr r3, [r7, #16]
|
||
8001b6a: 1ad3 subs r3, r2, r3
|
||
8001b6c: 2b02 cmp r3, #2
|
||
8001b6e: d901 bls.n 8001b74 <HAL_RCC_OscConfig+0x47c>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
8001b70: 2303 movs r3, #3
|
||
8001b72: e037 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
|
||
8001b74: 4b1d ldr r3, [pc, #116] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001b76: 681b ldr r3, [r3, #0]
|
||
8001b78: f003 7300 and.w r3, r3, #33554432 ; 0x2000000
|
||
8001b7c: 2b00 cmp r3, #0
|
||
8001b7e: d0f0 beq.n 8001b62 <HAL_RCC_OscConfig+0x46a>
|
||
8001b80: e02f b.n 8001be2 <HAL_RCC_OscConfig+0x4ea>
|
||
}
|
||
}
|
||
else
|
||
{
|
||
/* Disable the main PLL. */
|
||
__HAL_RCC_PLL_DISABLE();
|
||
8001b82: 4b1c ldr r3, [pc, #112] ; (8001bf4 <HAL_RCC_OscConfig+0x4fc>)
|
||
8001b84: 2200 movs r2, #0
|
||
8001b86: 601a str r2, [r3, #0]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001b88: f7ff faf8 bl 800117c <HAL_GetTick>
|
||
8001b8c: 6138 str r0, [r7, #16]
|
||
|
||
/* Wait till PLL is disabled */
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
|
||
8001b8e: e008 b.n 8001ba2 <HAL_RCC_OscConfig+0x4aa>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
|
||
8001b90: f7ff faf4 bl 800117c <HAL_GetTick>
|
||
8001b94: 4602 mov r2, r0
|
||
8001b96: 693b ldr r3, [r7, #16]
|
||
8001b98: 1ad3 subs r3, r2, r3
|
||
8001b9a: 2b02 cmp r3, #2
|
||
8001b9c: d901 bls.n 8001ba2 <HAL_RCC_OscConfig+0x4aa>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
8001b9e: 2303 movs r3, #3
|
||
8001ba0: e020 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
|
||
8001ba2: 4b12 ldr r3, [pc, #72] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001ba4: 681b ldr r3, [r3, #0]
|
||
8001ba6: f003 7300 and.w r3, r3, #33554432 ; 0x2000000
|
||
8001baa: 2b00 cmp r3, #0
|
||
8001bac: d1f0 bne.n 8001b90 <HAL_RCC_OscConfig+0x498>
|
||
8001bae: e018 b.n 8001be2 <HAL_RCC_OscConfig+0x4ea>
|
||
}
|
||
}
|
||
else
|
||
{
|
||
/* Check if there is a request to disable the PLL used as System clock source */
|
||
if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
|
||
8001bb0: 687b ldr r3, [r7, #4]
|
||
8001bb2: 69db ldr r3, [r3, #28]
|
||
8001bb4: 2b01 cmp r3, #1
|
||
8001bb6: d101 bne.n 8001bbc <HAL_RCC_OscConfig+0x4c4>
|
||
{
|
||
return HAL_ERROR;
|
||
8001bb8: 2301 movs r3, #1
|
||
8001bba: e013 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
}
|
||
else
|
||
{
|
||
/* Do not return HAL_ERROR if request repeats the current configuration */
|
||
pll_config = RCC->CFGR;
|
||
8001bbc: 4b0b ldr r3, [pc, #44] ; (8001bec <HAL_RCC_OscConfig+0x4f4>)
|
||
8001bbe: 685b ldr r3, [r3, #4]
|
||
8001bc0: 60fb str r3, [r7, #12]
|
||
if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
|
||
8001bc2: 68fb ldr r3, [r7, #12]
|
||
8001bc4: f403 3280 and.w r2, r3, #65536 ; 0x10000
|
||
8001bc8: 687b ldr r3, [r7, #4]
|
||
8001bca: 6a1b ldr r3, [r3, #32]
|
||
8001bcc: 429a cmp r2, r3
|
||
8001bce: d106 bne.n 8001bde <HAL_RCC_OscConfig+0x4e6>
|
||
(READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
|
||
8001bd0: 68fb ldr r3, [r7, #12]
|
||
8001bd2: f403 1270 and.w r2, r3, #3932160 ; 0x3c0000
|
||
8001bd6: 687b ldr r3, [r7, #4]
|
||
8001bd8: 6a5b ldr r3, [r3, #36] ; 0x24
|
||
if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
|
||
8001bda: 429a cmp r2, r3
|
||
8001bdc: d001 beq.n 8001be2 <HAL_RCC_OscConfig+0x4ea>
|
||
{
|
||
return HAL_ERROR;
|
||
8001bde: 2301 movs r3, #1
|
||
8001be0: e000 b.n 8001be4 <HAL_RCC_OscConfig+0x4ec>
|
||
}
|
||
}
|
||
}
|
||
}
|
||
|
||
return HAL_OK;
|
||
8001be2: 2300 movs r3, #0
|
||
}
|
||
8001be4: 4618 mov r0, r3
|
||
8001be6: 3718 adds r7, #24
|
||
8001be8: 46bd mov sp, r7
|
||
8001bea: bd80 pop {r7, pc}
|
||
8001bec: 40021000 .word 0x40021000
|
||
8001bf0: 40007000 .word 0x40007000
|
||
8001bf4: 42420060 .word 0x42420060
|
||
|
||
08001bf8 <HAL_RCC_ClockConfig>:
|
||
* You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
|
||
* currently used as system clock source.
|
||
* @retval HAL status
|
||
*/
|
||
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
|
||
{
|
||
8001bf8: b580 push {r7, lr}
|
||
8001bfa: b084 sub sp, #16
|
||
8001bfc: af00 add r7, sp, #0
|
||
8001bfe: 6078 str r0, [r7, #4]
|
||
8001c00: 6039 str r1, [r7, #0]
|
||
uint32_t tickstart;
|
||
|
||
/* Check Null pointer */
|
||
if (RCC_ClkInitStruct == NULL)
|
||
8001c02: 687b ldr r3, [r7, #4]
|
||
8001c04: 2b00 cmp r3, #0
|
||
8001c06: d101 bne.n 8001c0c <HAL_RCC_ClockConfig+0x14>
|
||
{
|
||
return HAL_ERROR;
|
||
8001c08: 2301 movs r3, #1
|
||
8001c0a: e0d0 b.n 8001dae <HAL_RCC_ClockConfig+0x1b6>
|
||
must be correctly programmed according to the frequency of the CPU clock
|
||
(HCLK) of the device. */
|
||
|
||
#if defined(FLASH_ACR_LATENCY)
|
||
/* Increasing the number of wait states because of higher CPU frequency */
|
||
if (FLatency > __HAL_FLASH_GET_LATENCY())
|
||
8001c0c: 4b6a ldr r3, [pc, #424] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001c0e: 681b ldr r3, [r3, #0]
|
||
8001c10: f003 0307 and.w r3, r3, #7
|
||
8001c14: 683a ldr r2, [r7, #0]
|
||
8001c16: 429a cmp r2, r3
|
||
8001c18: d910 bls.n 8001c3c <HAL_RCC_ClockConfig+0x44>
|
||
{
|
||
/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
|
||
__HAL_FLASH_SET_LATENCY(FLatency);
|
||
8001c1a: 4b67 ldr r3, [pc, #412] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001c1c: 681b ldr r3, [r3, #0]
|
||
8001c1e: f023 0207 bic.w r2, r3, #7
|
||
8001c22: 4965 ldr r1, [pc, #404] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001c24: 683b ldr r3, [r7, #0]
|
||
8001c26: 4313 orrs r3, r2
|
||
8001c28: 600b str r3, [r1, #0]
|
||
|
||
/* Check that the new number of wait states is taken into account to access the Flash
|
||
memory by reading the FLASH_ACR register */
|
||
if (__HAL_FLASH_GET_LATENCY() != FLatency)
|
||
8001c2a: 4b63 ldr r3, [pc, #396] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001c2c: 681b ldr r3, [r3, #0]
|
||
8001c2e: f003 0307 and.w r3, r3, #7
|
||
8001c32: 683a ldr r2, [r7, #0]
|
||
8001c34: 429a cmp r2, r3
|
||
8001c36: d001 beq.n 8001c3c <HAL_RCC_ClockConfig+0x44>
|
||
{
|
||
return HAL_ERROR;
|
||
8001c38: 2301 movs r3, #1
|
||
8001c3a: e0b8 b.n 8001dae <HAL_RCC_ClockConfig+0x1b6>
|
||
}
|
||
}
|
||
|
||
#endif /* FLASH_ACR_LATENCY */
|
||
/*-------------------------- HCLK Configuration --------------------------*/
|
||
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
|
||
8001c3c: 687b ldr r3, [r7, #4]
|
||
8001c3e: 681b ldr r3, [r3, #0]
|
||
8001c40: f003 0302 and.w r3, r3, #2
|
||
8001c44: 2b00 cmp r3, #0
|
||
8001c46: d020 beq.n 8001c8a <HAL_RCC_ClockConfig+0x92>
|
||
{
|
||
/* Set the highest APBx dividers in order to ensure that we do not go through
|
||
a non-spec phase whatever we decrease or increase HCLK. */
|
||
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
|
||
8001c48: 687b ldr r3, [r7, #4]
|
||
8001c4a: 681b ldr r3, [r3, #0]
|
||
8001c4c: f003 0304 and.w r3, r3, #4
|
||
8001c50: 2b00 cmp r3, #0
|
||
8001c52: d005 beq.n 8001c60 <HAL_RCC_ClockConfig+0x68>
|
||
{
|
||
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
|
||
8001c54: 4b59 ldr r3, [pc, #356] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001c56: 685b ldr r3, [r3, #4]
|
||
8001c58: 4a58 ldr r2, [pc, #352] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001c5a: f443 63e0 orr.w r3, r3, #1792 ; 0x700
|
||
8001c5e: 6053 str r3, [r2, #4]
|
||
}
|
||
|
||
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
|
||
8001c60: 687b ldr r3, [r7, #4]
|
||
8001c62: 681b ldr r3, [r3, #0]
|
||
8001c64: f003 0308 and.w r3, r3, #8
|
||
8001c68: 2b00 cmp r3, #0
|
||
8001c6a: d005 beq.n 8001c78 <HAL_RCC_ClockConfig+0x80>
|
||
{
|
||
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
|
||
8001c6c: 4b53 ldr r3, [pc, #332] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001c6e: 685b ldr r3, [r3, #4]
|
||
8001c70: 4a52 ldr r2, [pc, #328] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001c72: f443 5360 orr.w r3, r3, #14336 ; 0x3800
|
||
8001c76: 6053 str r3, [r2, #4]
|
||
}
|
||
|
||
/* Set the new HCLK clock divider */
|
||
assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
|
||
MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
|
||
8001c78: 4b50 ldr r3, [pc, #320] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001c7a: 685b ldr r3, [r3, #4]
|
||
8001c7c: f023 02f0 bic.w r2, r3, #240 ; 0xf0
|
||
8001c80: 687b ldr r3, [r7, #4]
|
||
8001c82: 689b ldr r3, [r3, #8]
|
||
8001c84: 494d ldr r1, [pc, #308] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001c86: 4313 orrs r3, r2
|
||
8001c88: 604b str r3, [r1, #4]
|
||
}
|
||
|
||
/*------------------------- SYSCLK Configuration ---------------------------*/
|
||
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
|
||
8001c8a: 687b ldr r3, [r7, #4]
|
||
8001c8c: 681b ldr r3, [r3, #0]
|
||
8001c8e: f003 0301 and.w r3, r3, #1
|
||
8001c92: 2b00 cmp r3, #0
|
||
8001c94: d040 beq.n 8001d18 <HAL_RCC_ClockConfig+0x120>
|
||
{
|
||
assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
|
||
|
||
/* HSE is selected as System Clock Source */
|
||
if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
|
||
8001c96: 687b ldr r3, [r7, #4]
|
||
8001c98: 685b ldr r3, [r3, #4]
|
||
8001c9a: 2b01 cmp r3, #1
|
||
8001c9c: d107 bne.n 8001cae <HAL_RCC_ClockConfig+0xb6>
|
||
{
|
||
/* Check the HSE ready flag */
|
||
if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
|
||
8001c9e: 4b47 ldr r3, [pc, #284] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001ca0: 681b ldr r3, [r3, #0]
|
||
8001ca2: f403 3300 and.w r3, r3, #131072 ; 0x20000
|
||
8001ca6: 2b00 cmp r3, #0
|
||
8001ca8: d115 bne.n 8001cd6 <HAL_RCC_ClockConfig+0xde>
|
||
{
|
||
return HAL_ERROR;
|
||
8001caa: 2301 movs r3, #1
|
||
8001cac: e07f b.n 8001dae <HAL_RCC_ClockConfig+0x1b6>
|
||
}
|
||
}
|
||
/* PLL is selected as System Clock Source */
|
||
else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
|
||
8001cae: 687b ldr r3, [r7, #4]
|
||
8001cb0: 685b ldr r3, [r3, #4]
|
||
8001cb2: 2b02 cmp r3, #2
|
||
8001cb4: d107 bne.n 8001cc6 <HAL_RCC_ClockConfig+0xce>
|
||
{
|
||
/* Check the PLL ready flag */
|
||
if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
|
||
8001cb6: 4b41 ldr r3, [pc, #260] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001cb8: 681b ldr r3, [r3, #0]
|
||
8001cba: f003 7300 and.w r3, r3, #33554432 ; 0x2000000
|
||
8001cbe: 2b00 cmp r3, #0
|
||
8001cc0: d109 bne.n 8001cd6 <HAL_RCC_ClockConfig+0xde>
|
||
{
|
||
return HAL_ERROR;
|
||
8001cc2: 2301 movs r3, #1
|
||
8001cc4: e073 b.n 8001dae <HAL_RCC_ClockConfig+0x1b6>
|
||
}
|
||
/* HSI is selected as System Clock Source */
|
||
else
|
||
{
|
||
/* Check the HSI ready flag */
|
||
if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
|
||
8001cc6: 4b3d ldr r3, [pc, #244] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001cc8: 681b ldr r3, [r3, #0]
|
||
8001cca: f003 0302 and.w r3, r3, #2
|
||
8001cce: 2b00 cmp r3, #0
|
||
8001cd0: d101 bne.n 8001cd6 <HAL_RCC_ClockConfig+0xde>
|
||
{
|
||
return HAL_ERROR;
|
||
8001cd2: 2301 movs r3, #1
|
||
8001cd4: e06b b.n 8001dae <HAL_RCC_ClockConfig+0x1b6>
|
||
}
|
||
}
|
||
__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
|
||
8001cd6: 4b39 ldr r3, [pc, #228] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001cd8: 685b ldr r3, [r3, #4]
|
||
8001cda: f023 0203 bic.w r2, r3, #3
|
||
8001cde: 687b ldr r3, [r7, #4]
|
||
8001ce0: 685b ldr r3, [r3, #4]
|
||
8001ce2: 4936 ldr r1, [pc, #216] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001ce4: 4313 orrs r3, r2
|
||
8001ce6: 604b str r3, [r1, #4]
|
||
|
||
/* Get Start Tick */
|
||
tickstart = HAL_GetTick();
|
||
8001ce8: f7ff fa48 bl 800117c <HAL_GetTick>
|
||
8001cec: 60f8 str r0, [r7, #12]
|
||
|
||
while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
|
||
8001cee: e00a b.n 8001d06 <HAL_RCC_ClockConfig+0x10e>
|
||
{
|
||
if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
|
||
8001cf0: f7ff fa44 bl 800117c <HAL_GetTick>
|
||
8001cf4: 4602 mov r2, r0
|
||
8001cf6: 68fb ldr r3, [r7, #12]
|
||
8001cf8: 1ad3 subs r3, r2, r3
|
||
8001cfa: f241 3288 movw r2, #5000 ; 0x1388
|
||
8001cfe: 4293 cmp r3, r2
|
||
8001d00: d901 bls.n 8001d06 <HAL_RCC_ClockConfig+0x10e>
|
||
{
|
||
return HAL_TIMEOUT;
|
||
8001d02: 2303 movs r3, #3
|
||
8001d04: e053 b.n 8001dae <HAL_RCC_ClockConfig+0x1b6>
|
||
while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
|
||
8001d06: 4b2d ldr r3, [pc, #180] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001d08: 685b ldr r3, [r3, #4]
|
||
8001d0a: f003 020c and.w r2, r3, #12
|
||
8001d0e: 687b ldr r3, [r7, #4]
|
||
8001d10: 685b ldr r3, [r3, #4]
|
||
8001d12: 009b lsls r3, r3, #2
|
||
8001d14: 429a cmp r2, r3
|
||
8001d16: d1eb bne.n 8001cf0 <HAL_RCC_ClockConfig+0xf8>
|
||
}
|
||
}
|
||
|
||
#if defined(FLASH_ACR_LATENCY)
|
||
/* Decreasing the number of wait states because of lower CPU frequency */
|
||
if (FLatency < __HAL_FLASH_GET_LATENCY())
|
||
8001d18: 4b27 ldr r3, [pc, #156] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001d1a: 681b ldr r3, [r3, #0]
|
||
8001d1c: f003 0307 and.w r3, r3, #7
|
||
8001d20: 683a ldr r2, [r7, #0]
|
||
8001d22: 429a cmp r2, r3
|
||
8001d24: d210 bcs.n 8001d48 <HAL_RCC_ClockConfig+0x150>
|
||
{
|
||
/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
|
||
__HAL_FLASH_SET_LATENCY(FLatency);
|
||
8001d26: 4b24 ldr r3, [pc, #144] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001d28: 681b ldr r3, [r3, #0]
|
||
8001d2a: f023 0207 bic.w r2, r3, #7
|
||
8001d2e: 4922 ldr r1, [pc, #136] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001d30: 683b ldr r3, [r7, #0]
|
||
8001d32: 4313 orrs r3, r2
|
||
8001d34: 600b str r3, [r1, #0]
|
||
|
||
/* Check that the new number of wait states is taken into account to access the Flash
|
||
memory by reading the FLASH_ACR register */
|
||
if (__HAL_FLASH_GET_LATENCY() != FLatency)
|
||
8001d36: 4b20 ldr r3, [pc, #128] ; (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
|
||
8001d38: 681b ldr r3, [r3, #0]
|
||
8001d3a: f003 0307 and.w r3, r3, #7
|
||
8001d3e: 683a ldr r2, [r7, #0]
|
||
8001d40: 429a cmp r2, r3
|
||
8001d42: d001 beq.n 8001d48 <HAL_RCC_ClockConfig+0x150>
|
||
{
|
||
return HAL_ERROR;
|
||
8001d44: 2301 movs r3, #1
|
||
8001d46: e032 b.n 8001dae <HAL_RCC_ClockConfig+0x1b6>
|
||
}
|
||
}
|
||
#endif /* FLASH_ACR_LATENCY */
|
||
|
||
/*-------------------------- PCLK1 Configuration ---------------------------*/
|
||
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
|
||
8001d48: 687b ldr r3, [r7, #4]
|
||
8001d4a: 681b ldr r3, [r3, #0]
|
||
8001d4c: f003 0304 and.w r3, r3, #4
|
||
8001d50: 2b00 cmp r3, #0
|
||
8001d52: d008 beq.n 8001d66 <HAL_RCC_ClockConfig+0x16e>
|
||
{
|
||
assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
|
||
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
|
||
8001d54: 4b19 ldr r3, [pc, #100] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001d56: 685b ldr r3, [r3, #4]
|
||
8001d58: f423 62e0 bic.w r2, r3, #1792 ; 0x700
|
||
8001d5c: 687b ldr r3, [r7, #4]
|
||
8001d5e: 68db ldr r3, [r3, #12]
|
||
8001d60: 4916 ldr r1, [pc, #88] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001d62: 4313 orrs r3, r2
|
||
8001d64: 604b str r3, [r1, #4]
|
||
}
|
||
|
||
/*-------------------------- PCLK2 Configuration ---------------------------*/
|
||
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
|
||
8001d66: 687b ldr r3, [r7, #4]
|
||
8001d68: 681b ldr r3, [r3, #0]
|
||
8001d6a: f003 0308 and.w r3, r3, #8
|
||
8001d6e: 2b00 cmp r3, #0
|
||
8001d70: d009 beq.n 8001d86 <HAL_RCC_ClockConfig+0x18e>
|
||
{
|
||
assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
|
||
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
|
||
8001d72: 4b12 ldr r3, [pc, #72] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001d74: 685b ldr r3, [r3, #4]
|
||
8001d76: f423 5260 bic.w r2, r3, #14336 ; 0x3800
|
||
8001d7a: 687b ldr r3, [r7, #4]
|
||
8001d7c: 691b ldr r3, [r3, #16]
|
||
8001d7e: 00db lsls r3, r3, #3
|
||
8001d80: 490e ldr r1, [pc, #56] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001d82: 4313 orrs r3, r2
|
||
8001d84: 604b str r3, [r1, #4]
|
||
}
|
||
|
||
/* Update the SystemCoreClock global variable */
|
||
SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
|
||
8001d86: f000 f821 bl 8001dcc <HAL_RCC_GetSysClockFreq>
|
||
8001d8a: 4602 mov r2, r0
|
||
8001d8c: 4b0b ldr r3, [pc, #44] ; (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
|
||
8001d8e: 685b ldr r3, [r3, #4]
|
||
8001d90: 091b lsrs r3, r3, #4
|
||
8001d92: f003 030f and.w r3, r3, #15
|
||
8001d96: 490a ldr r1, [pc, #40] ; (8001dc0 <HAL_RCC_ClockConfig+0x1c8>)
|
||
8001d98: 5ccb ldrb r3, [r1, r3]
|
||
8001d9a: fa22 f303 lsr.w r3, r2, r3
|
||
8001d9e: 4a09 ldr r2, [pc, #36] ; (8001dc4 <HAL_RCC_ClockConfig+0x1cc>)
|
||
8001da0: 6013 str r3, [r2, #0]
|
||
|
||
/* Configure the source of time base considering new system clocks settings*/
|
||
HAL_InitTick(uwTickPrio);
|
||
8001da2: 4b09 ldr r3, [pc, #36] ; (8001dc8 <HAL_RCC_ClockConfig+0x1d0>)
|
||
8001da4: 681b ldr r3, [r3, #0]
|
||
8001da6: 4618 mov r0, r3
|
||
8001da8: f7ff f9a6 bl 80010f8 <HAL_InitTick>
|
||
|
||
return HAL_OK;
|
||
8001dac: 2300 movs r3, #0
|
||
}
|
||
8001dae: 4618 mov r0, r3
|
||
8001db0: 3710 adds r7, #16
|
||
8001db2: 46bd mov sp, r7
|
||
8001db4: bd80 pop {r7, pc}
|
||
8001db6: bf00 nop
|
||
8001db8: 40022000 .word 0x40022000
|
||
8001dbc: 40021000 .word 0x40021000
|
||
8001dc0: 080058a8 .word 0x080058a8
|
||
8001dc4: 20000000 .word 0x20000000
|
||
8001dc8: 20000004 .word 0x20000004
|
||
|
||
08001dcc <HAL_RCC_GetSysClockFreq>:
|
||
* right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
|
||
*
|
||
* @retval SYSCLK frequency
|
||
*/
|
||
uint32_t HAL_RCC_GetSysClockFreq(void)
|
||
{
|
||
8001dcc: b490 push {r4, r7}
|
||
8001dce: b08a sub sp, #40 ; 0x28
|
||
8001dd0: af00 add r7, sp, #0
|
||
#if defined(RCC_CFGR2_PREDIV1SRC)
|
||
const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
|
||
const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
|
||
#else
|
||
const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
|
||
8001dd2: 4b2a ldr r3, [pc, #168] ; (8001e7c <HAL_RCC_GetSysClockFreq+0xb0>)
|
||
8001dd4: 1d3c adds r4, r7, #4
|
||
8001dd6: cb0f ldmia r3, {r0, r1, r2, r3}
|
||
8001dd8: e884 000f stmia.w r4, {r0, r1, r2, r3}
|
||
#if defined(RCC_CFGR2_PREDIV1)
|
||
const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
|
||
#else
|
||
const uint8_t aPredivFactorTable[2] = {1, 2};
|
||
8001ddc: f240 2301 movw r3, #513 ; 0x201
|
||
8001de0: 803b strh r3, [r7, #0]
|
||
#endif /*RCC_CFGR2_PREDIV1*/
|
||
|
||
#endif
|
||
uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
|
||
8001de2: 2300 movs r3, #0
|
||
8001de4: 61fb str r3, [r7, #28]
|
||
8001de6: 2300 movs r3, #0
|
||
8001de8: 61bb str r3, [r7, #24]
|
||
8001dea: 2300 movs r3, #0
|
||
8001dec: 627b str r3, [r7, #36] ; 0x24
|
||
8001dee: 2300 movs r3, #0
|
||
8001df0: 617b str r3, [r7, #20]
|
||
uint32_t sysclockfreq = 0U;
|
||
8001df2: 2300 movs r3, #0
|
||
8001df4: 623b str r3, [r7, #32]
|
||
#if defined(RCC_CFGR2_PREDIV1SRC)
|
||
uint32_t prediv2 = 0U, pll2mul = 0U;
|
||
#endif /*RCC_CFGR2_PREDIV1SRC*/
|
||
|
||
tmpreg = RCC->CFGR;
|
||
8001df6: 4b22 ldr r3, [pc, #136] ; (8001e80 <HAL_RCC_GetSysClockFreq+0xb4>)
|
||
8001df8: 685b ldr r3, [r3, #4]
|
||
8001dfa: 61fb str r3, [r7, #28]
|
||
|
||
/* Get SYSCLK source -------------------------------------------------------*/
|
||
switch (tmpreg & RCC_CFGR_SWS)
|
||
8001dfc: 69fb ldr r3, [r7, #28]
|
||
8001dfe: f003 030c and.w r3, r3, #12
|
||
8001e02: 2b04 cmp r3, #4
|
||
8001e04: d002 beq.n 8001e0c <HAL_RCC_GetSysClockFreq+0x40>
|
||
8001e06: 2b08 cmp r3, #8
|
||
8001e08: d003 beq.n 8001e12 <HAL_RCC_GetSysClockFreq+0x46>
|
||
8001e0a: e02d b.n 8001e68 <HAL_RCC_GetSysClockFreq+0x9c>
|
||
{
|
||
case RCC_SYSCLKSOURCE_STATUS_HSE: /* HSE used as system clock */
|
||
{
|
||
sysclockfreq = HSE_VALUE;
|
||
8001e0c: 4b1d ldr r3, [pc, #116] ; (8001e84 <HAL_RCC_GetSysClockFreq+0xb8>)
|
||
8001e0e: 623b str r3, [r7, #32]
|
||
break;
|
||
8001e10: e02d b.n 8001e6e <HAL_RCC_GetSysClockFreq+0xa2>
|
||
}
|
||
case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock */
|
||
{
|
||
pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
|
||
8001e12: 69fb ldr r3, [r7, #28]
|
||
8001e14: 0c9b lsrs r3, r3, #18
|
||
8001e16: f003 030f and.w r3, r3, #15
|
||
8001e1a: f107 0228 add.w r2, r7, #40 ; 0x28
|
||
8001e1e: 4413 add r3, r2
|
||
8001e20: f813 3c24 ldrb.w r3, [r3, #-36]
|
||
8001e24: 617b str r3, [r7, #20]
|
||
if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
|
||
8001e26: 69fb ldr r3, [r7, #28]
|
||
8001e28: f403 3380 and.w r3, r3, #65536 ; 0x10000
|
||
8001e2c: 2b00 cmp r3, #0
|
||
8001e2e: d013 beq.n 8001e58 <HAL_RCC_GetSysClockFreq+0x8c>
|
||
{
|
||
#if defined(RCC_CFGR2_PREDIV1)
|
||
prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
|
||
#else
|
||
prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
|
||
8001e30: 4b13 ldr r3, [pc, #76] ; (8001e80 <HAL_RCC_GetSysClockFreq+0xb4>)
|
||
8001e32: 685b ldr r3, [r3, #4]
|
||
8001e34: 0c5b lsrs r3, r3, #17
|
||
8001e36: f003 0301 and.w r3, r3, #1
|
||
8001e3a: f107 0228 add.w r2, r7, #40 ; 0x28
|
||
8001e3e: 4413 add r3, r2
|
||
8001e40: f813 3c28 ldrb.w r3, [r3, #-40]
|
||
8001e44: 61bb str r3, [r7, #24]
|
||
{
|
||
pllclk = pllclk / 2;
|
||
}
|
||
#else
|
||
/* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
|
||
pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
|
||
8001e46: 697b ldr r3, [r7, #20]
|
||
8001e48: 4a0e ldr r2, [pc, #56] ; (8001e84 <HAL_RCC_GetSysClockFreq+0xb8>)
|
||
8001e4a: fb02 f203 mul.w r2, r2, r3
|
||
8001e4e: 69bb ldr r3, [r7, #24]
|
||
8001e50: fbb2 f3f3 udiv r3, r2, r3
|
||
8001e54: 627b str r3, [r7, #36] ; 0x24
|
||
8001e56: e004 b.n 8001e62 <HAL_RCC_GetSysClockFreq+0x96>
|
||
#endif /*RCC_CFGR2_PREDIV1SRC*/
|
||
}
|
||
else
|
||
{
|
||
/* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
|
||
pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
|
||
8001e58: 697b ldr r3, [r7, #20]
|
||
8001e5a: 4a0b ldr r2, [pc, #44] ; (8001e88 <HAL_RCC_GetSysClockFreq+0xbc>)
|
||
8001e5c: fb02 f303 mul.w r3, r2, r3
|
||
8001e60: 627b str r3, [r7, #36] ; 0x24
|
||
}
|
||
sysclockfreq = pllclk;
|
||
8001e62: 6a7b ldr r3, [r7, #36] ; 0x24
|
||
8001e64: 623b str r3, [r7, #32]
|
||
break;
|
||
8001e66: e002 b.n 8001e6e <HAL_RCC_GetSysClockFreq+0xa2>
|
||
}
|
||
case RCC_SYSCLKSOURCE_STATUS_HSI: /* HSI used as system clock source */
|
||
default: /* HSI used as system clock */
|
||
{
|
||
sysclockfreq = HSI_VALUE;
|
||
8001e68: 4b06 ldr r3, [pc, #24] ; (8001e84 <HAL_RCC_GetSysClockFreq+0xb8>)
|
||
8001e6a: 623b str r3, [r7, #32]
|
||
break;
|
||
8001e6c: bf00 nop
|
||
}
|
||
}
|
||
return sysclockfreq;
|
||
8001e6e: 6a3b ldr r3, [r7, #32]
|
||
}
|
||
8001e70: 4618 mov r0, r3
|
||
8001e72: 3728 adds r7, #40 ; 0x28
|
||
8001e74: 46bd mov sp, r7
|
||
8001e76: bc90 pop {r4, r7}
|
||
8001e78: 4770 bx lr
|
||
8001e7a: bf00 nop
|
||
8001e7c: 08005878 .word 0x08005878
|
||
8001e80: 40021000 .word 0x40021000
|
||
8001e84: 007a1200 .word 0x007a1200
|
||
8001e88: 003d0900 .word 0x003d0900
|
||
|
||
08001e8c <RCC_Delay>:
|
||
* @brief This function provides delay (in milliseconds) based on CPU cycles method.
|
||
* @param mdelay: specifies the delay time length, in milliseconds.
|
||
* @retval None
|
||
*/
|
||
static void RCC_Delay(uint32_t mdelay)
|
||
{
|
||
8001e8c: b480 push {r7}
|
||
8001e8e: b085 sub sp, #20
|
||
8001e90: af00 add r7, sp, #0
|
||
8001e92: 6078 str r0, [r7, #4]
|
||
__IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
|
||
8001e94: 4b0a ldr r3, [pc, #40] ; (8001ec0 <RCC_Delay+0x34>)
|
||
8001e96: 681b ldr r3, [r3, #0]
|
||
8001e98: 4a0a ldr r2, [pc, #40] ; (8001ec4 <RCC_Delay+0x38>)
|
||
8001e9a: fba2 2303 umull r2, r3, r2, r3
|
||
8001e9e: 0a5b lsrs r3, r3, #9
|
||
8001ea0: 687a ldr r2, [r7, #4]
|
||
8001ea2: fb02 f303 mul.w r3, r2, r3
|
||
8001ea6: 60fb str r3, [r7, #12]
|
||
do
|
||
{
|
||
__NOP();
|
||
8001ea8: bf00 nop
|
||
}
|
||
while (Delay --);
|
||
8001eaa: 68fb ldr r3, [r7, #12]
|
||
8001eac: 1e5a subs r2, r3, #1
|
||
8001eae: 60fa str r2, [r7, #12]
|
||
8001eb0: 2b00 cmp r3, #0
|
||
8001eb2: d1f9 bne.n 8001ea8 <RCC_Delay+0x1c>
|
||
}
|
||
8001eb4: bf00 nop
|
||
8001eb6: bf00 nop
|
||
8001eb8: 3714 adds r7, #20
|
||
8001eba: 46bd mov sp, r7
|
||
8001ebc: bc80 pop {r7}
|
||
8001ebe: 4770 bx lr
|
||
8001ec0: 20000000 .word 0x20000000
|
||
8001ec4: 10624dd3 .word 0x10624dd3
|
||
|
||
08001ec8 <HAL_SRAM_Init>:
|
||
* @param ExtTiming Pointer to SRAM extended mode timing structure
|
||
* @retval HAL status
|
||
*/
|
||
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
|
||
FSMC_NORSRAM_TimingTypeDef *ExtTiming)
|
||
{
|
||
8001ec8: b580 push {r7, lr}
|
||
8001eca: b084 sub sp, #16
|
||
8001ecc: af00 add r7, sp, #0
|
||
8001ece: 60f8 str r0, [r7, #12]
|
||
8001ed0: 60b9 str r1, [r7, #8]
|
||
8001ed2: 607a str r2, [r7, #4]
|
||
/* Check the SRAM handle parameter */
|
||
if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
|
||
8001ed4: 68fb ldr r3, [r7, #12]
|
||
8001ed6: 2b00 cmp r3, #0
|
||
8001ed8: d004 beq.n 8001ee4 <HAL_SRAM_Init+0x1c>
|
||
8001eda: 68fb ldr r3, [r7, #12]
|
||
8001edc: 699b ldr r3, [r3, #24]
|
||
8001ede: f5b3 7f80 cmp.w r3, #256 ; 0x100
|
||
8001ee2: d101 bne.n 8001ee8 <HAL_SRAM_Init+0x20>
|
||
{
|
||
return HAL_ERROR;
|
||
8001ee4: 2301 movs r3, #1
|
||
8001ee6: e038 b.n 8001f5a <HAL_SRAM_Init+0x92>
|
||
}
|
||
|
||
if (hsram->State == HAL_SRAM_STATE_RESET)
|
||
8001ee8: 68fb ldr r3, [r7, #12]
|
||
8001eea: f893 3041 ldrb.w r3, [r3, #65] ; 0x41
|
||
8001eee: b2db uxtb r3, r3
|
||
8001ef0: 2b00 cmp r3, #0
|
||
8001ef2: d106 bne.n 8001f02 <HAL_SRAM_Init+0x3a>
|
||
{
|
||
/* Allocate lock resource and initialize it */
|
||
hsram->Lock = HAL_UNLOCKED;
|
||
8001ef4: 68fb ldr r3, [r7, #12]
|
||
8001ef6: 2200 movs r2, #0
|
||
8001ef8: f883 2040 strb.w r2, [r3, #64] ; 0x40
|
||
|
||
/* Init the low level hardware */
|
||
hsram->MspInitCallback(hsram);
|
||
#else
|
||
/* Initialize the low level hardware (MSP) */
|
||
HAL_SRAM_MspInit(hsram);
|
||
8001efc: 68f8 ldr r0, [r7, #12]
|
||
8001efe: f7fe ffc7 bl 8000e90 <HAL_SRAM_MspInit>
|
||
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
|
||
}
|
||
|
||
/* Initialize SRAM control Interface */
|
||
(void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
|
||
8001f02: 68fb ldr r3, [r7, #12]
|
||
8001f04: 681a ldr r2, [r3, #0]
|
||
8001f06: 68fb ldr r3, [r7, #12]
|
||
8001f08: 3308 adds r3, #8
|
||
8001f0a: 4619 mov r1, r3
|
||
8001f0c: 4610 mov r0, r2
|
||
8001f0e: f000 f829 bl 8001f64 <FSMC_NORSRAM_Init>
|
||
|
||
/* Initialize SRAM timing Interface */
|
||
(void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
|
||
8001f12: 68fb ldr r3, [r7, #12]
|
||
8001f14: 6818 ldr r0, [r3, #0]
|
||
8001f16: 68fb ldr r3, [r7, #12]
|
||
8001f18: 689b ldr r3, [r3, #8]
|
||
8001f1a: 461a mov r2, r3
|
||
8001f1c: 68b9 ldr r1, [r7, #8]
|
||
8001f1e: f000 f88b bl 8002038 <FSMC_NORSRAM_Timing_Init>
|
||
|
||
/* Initialize SRAM extended mode timing Interface */
|
||
(void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
|
||
8001f22: 68fb ldr r3, [r7, #12]
|
||
8001f24: 6858 ldr r0, [r3, #4]
|
||
8001f26: 68fb ldr r3, [r7, #12]
|
||
8001f28: 689a ldr r2, [r3, #8]
|
||
8001f2a: 68fb ldr r3, [r7, #12]
|
||
8001f2c: 6b1b ldr r3, [r3, #48] ; 0x30
|
||
8001f2e: 6879 ldr r1, [r7, #4]
|
||
8001f30: f000 f8b6 bl 80020a0 <FSMC_NORSRAM_Extended_Timing_Init>
|
||
hsram->Init.ExtendedMode);
|
||
|
||
/* Enable the NORSRAM device */
|
||
__FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
|
||
8001f34: 68fb ldr r3, [r7, #12]
|
||
8001f36: 681b ldr r3, [r3, #0]
|
||
8001f38: 68fa ldr r2, [r7, #12]
|
||
8001f3a: 6892 ldr r2, [r2, #8]
|
||
8001f3c: f853 1022 ldr.w r1, [r3, r2, lsl #2]
|
||
8001f40: 68fb ldr r3, [r7, #12]
|
||
8001f42: 681b ldr r3, [r3, #0]
|
||
8001f44: 68fa ldr r2, [r7, #12]
|
||
8001f46: 6892 ldr r2, [r2, #8]
|
||
8001f48: f041 0101 orr.w r1, r1, #1
|
||
8001f4c: f843 1022 str.w r1, [r3, r2, lsl #2]
|
||
|
||
/* Initialize the SRAM controller state */
|
||
hsram->State = HAL_SRAM_STATE_READY;
|
||
8001f50: 68fb ldr r3, [r7, #12]
|
||
8001f52: 2201 movs r2, #1
|
||
8001f54: f883 2041 strb.w r2, [r3, #65] ; 0x41
|
||
|
||
return HAL_OK;
|
||
8001f58: 2300 movs r3, #0
|
||
}
|
||
8001f5a: 4618 mov r0, r3
|
||
8001f5c: 3710 adds r7, #16
|
||
8001f5e: 46bd mov sp, r7
|
||
8001f60: bd80 pop {r7, pc}
|
||
...
|
||
|
||
08001f64 <FSMC_NORSRAM_Init>:
|
||
* @param Init Pointer to NORSRAM Initialization structure
|
||
* @retval HAL status
|
||
*/
|
||
HAL_StatusTypeDef FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
|
||
FSMC_NORSRAM_InitTypeDef *Init)
|
||
{
|
||
8001f64: b480 push {r7}
|
||
8001f66: b087 sub sp, #28
|
||
8001f68: af00 add r7, sp, #0
|
||
8001f6a: 6078 str r0, [r7, #4]
|
||
8001f6c: 6039 str r1, [r7, #0]
|
||
assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
|
||
assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
|
||
assert_param(IS_FSMC_PAGESIZE(Init->PageSize));
|
||
|
||
/* Disable NORSRAM Device */
|
||
__FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
|
||
8001f6e: 683b ldr r3, [r7, #0]
|
||
8001f70: 681a ldr r2, [r3, #0]
|
||
8001f72: 687b ldr r3, [r7, #4]
|
||
8001f74: f853 3022 ldr.w r3, [r3, r2, lsl #2]
|
||
8001f78: 683a ldr r2, [r7, #0]
|
||
8001f7a: 6812 ldr r2, [r2, #0]
|
||
8001f7c: f023 0101 bic.w r1, r3, #1
|
||
8001f80: 687b ldr r3, [r7, #4]
|
||
8001f82: f843 1022 str.w r1, [r3, r2, lsl #2]
|
||
|
||
/* Set NORSRAM device control parameters */
|
||
if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
|
||
8001f86: 683b ldr r3, [r7, #0]
|
||
8001f88: 689b ldr r3, [r3, #8]
|
||
8001f8a: 2b08 cmp r3, #8
|
||
8001f8c: d102 bne.n 8001f94 <FSMC_NORSRAM_Init+0x30>
|
||
{
|
||
flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
|
||
8001f8e: 2340 movs r3, #64 ; 0x40
|
||
8001f90: 617b str r3, [r7, #20]
|
||
8001f92: e001 b.n 8001f98 <FSMC_NORSRAM_Init+0x34>
|
||
}
|
||
else
|
||
{
|
||
flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
|
||
8001f94: 2300 movs r3, #0
|
||
8001f96: 617b str r3, [r7, #20]
|
||
}
|
||
|
||
btcr_reg = (flashaccess | \
|
||
Init->DataAddressMux | \
|
||
8001f98: 683b ldr r3, [r7, #0]
|
||
8001f9a: 685a ldr r2, [r3, #4]
|
||
btcr_reg = (flashaccess | \
|
||
8001f9c: 697b ldr r3, [r7, #20]
|
||
8001f9e: 431a orrs r2, r3
|
||
Init->MemoryType | \
|
||
8001fa0: 683b ldr r3, [r7, #0]
|
||
8001fa2: 689b ldr r3, [r3, #8]
|
||
Init->DataAddressMux | \
|
||
8001fa4: 431a orrs r2, r3
|
||
Init->MemoryDataWidth | \
|
||
8001fa6: 683b ldr r3, [r7, #0]
|
||
8001fa8: 68db ldr r3, [r3, #12]
|
||
Init->MemoryType | \
|
||
8001faa: 431a orrs r2, r3
|
||
Init->BurstAccessMode | \
|
||
8001fac: 683b ldr r3, [r7, #0]
|
||
8001fae: 691b ldr r3, [r3, #16]
|
||
Init->MemoryDataWidth | \
|
||
8001fb0: 431a orrs r2, r3
|
||
Init->WaitSignalPolarity | \
|
||
8001fb2: 683b ldr r3, [r7, #0]
|
||
8001fb4: 695b ldr r3, [r3, #20]
|
||
Init->BurstAccessMode | \
|
||
8001fb6: 431a orrs r2, r3
|
||
Init->WaitSignalActive | \
|
||
8001fb8: 683b ldr r3, [r7, #0]
|
||
8001fba: 69db ldr r3, [r3, #28]
|
||
Init->WaitSignalPolarity | \
|
||
8001fbc: 431a orrs r2, r3
|
||
Init->WriteOperation | \
|
||
8001fbe: 683b ldr r3, [r7, #0]
|
||
8001fc0: 6a1b ldr r3, [r3, #32]
|
||
Init->WaitSignalActive | \
|
||
8001fc2: 431a orrs r2, r3
|
||
Init->WaitSignal | \
|
||
8001fc4: 683b ldr r3, [r7, #0]
|
||
8001fc6: 6a5b ldr r3, [r3, #36] ; 0x24
|
||
Init->WriteOperation | \
|
||
8001fc8: 431a orrs r2, r3
|
||
Init->ExtendedMode | \
|
||
8001fca: 683b ldr r3, [r7, #0]
|
||
8001fcc: 6a9b ldr r3, [r3, #40] ; 0x28
|
||
Init->WaitSignal | \
|
||
8001fce: 431a orrs r2, r3
|
||
Init->AsynchronousWait | \
|
||
8001fd0: 683b ldr r3, [r7, #0]
|
||
8001fd2: 6adb ldr r3, [r3, #44] ; 0x2c
|
||
Init->ExtendedMode | \
|
||
8001fd4: 431a orrs r2, r3
|
||
Init->WriteBurst);
|
||
8001fd6: 683b ldr r3, [r7, #0]
|
||
8001fd8: 6b1b ldr r3, [r3, #48] ; 0x30
|
||
btcr_reg = (flashaccess | \
|
||
8001fda: 4313 orrs r3, r2
|
||
8001fdc: 613b str r3, [r7, #16]
|
||
|
||
btcr_reg |= Init->WrapMode;
|
||
8001fde: 683b ldr r3, [r7, #0]
|
||
8001fe0: 699b ldr r3, [r3, #24]
|
||
8001fe2: 693a ldr r2, [r7, #16]
|
||
8001fe4: 4313 orrs r3, r2
|
||
8001fe6: 613b str r3, [r7, #16]
|
||
btcr_reg |= Init->PageSize;
|
||
8001fe8: 683b ldr r3, [r7, #0]
|
||
8001fea: 6b5b ldr r3, [r3, #52] ; 0x34
|
||
8001fec: 693a ldr r2, [r7, #16]
|
||
8001fee: 4313 orrs r3, r2
|
||
8001ff0: 613b str r3, [r7, #16]
|
||
|
||
mask = (FSMC_BCRx_MBKEN |
|
||
8001ff2: 4b10 ldr r3, [pc, #64] ; (8002034 <FSMC_NORSRAM_Init+0xd0>)
|
||
8001ff4: 60fb str r3, [r7, #12]
|
||
FSMC_BCRx_WAITEN |
|
||
FSMC_BCRx_EXTMOD |
|
||
FSMC_BCRx_ASYNCWAIT |
|
||
FSMC_BCRx_CBURSTRW);
|
||
|
||
mask |= FSMC_BCRx_WRAPMOD;
|
||
8001ff6: 68fb ldr r3, [r7, #12]
|
||
8001ff8: f443 6380 orr.w r3, r3, #1024 ; 0x400
|
||
8001ffc: 60fb str r3, [r7, #12]
|
||
mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
|
||
8001ffe: 68fb ldr r3, [r7, #12]
|
||
8002000: f443 23e0 orr.w r3, r3, #458752 ; 0x70000
|
||
8002004: 60fb str r3, [r7, #12]
|
||
|
||
MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
|
||
8002006: 683b ldr r3, [r7, #0]
|
||
8002008: 681a ldr r2, [r3, #0]
|
||
800200a: 687b ldr r3, [r7, #4]
|
||
800200c: f853 2022 ldr.w r2, [r3, r2, lsl #2]
|
||
8002010: 68fb ldr r3, [r7, #12]
|
||
8002012: 43db mvns r3, r3
|
||
8002014: ea02 0103 and.w r1, r2, r3
|
||
8002018: 683b ldr r3, [r7, #0]
|
||
800201a: 681a ldr r2, [r3, #0]
|
||
800201c: 693b ldr r3, [r7, #16]
|
||
800201e: 4319 orrs r1, r3
|
||
8002020: 687b ldr r3, [r7, #4]
|
||
8002022: f843 1022 str.w r1, [r3, r2, lsl #2]
|
||
|
||
|
||
return HAL_OK;
|
||
8002026: 2300 movs r3, #0
|
||
}
|
||
8002028: 4618 mov r0, r3
|
||
800202a: 371c adds r7, #28
|
||
800202c: 46bd mov sp, r7
|
||
800202e: bc80 pop {r7}
|
||
8002030: 4770 bx lr
|
||
8002032: bf00 nop
|
||
8002034: 0008fb7f .word 0x0008fb7f
|
||
|
||
08002038 <FSMC_NORSRAM_Timing_Init>:
|
||
* @param Bank NORSRAM bank number
|
||
* @retval HAL status
|
||
*/
|
||
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
|
||
FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
|
||
{
|
||
8002038: b480 push {r7}
|
||
800203a: b085 sub sp, #20
|
||
800203c: af00 add r7, sp, #0
|
||
800203e: 60f8 str r0, [r7, #12]
|
||
8002040: 60b9 str r1, [r7, #8]
|
||
8002042: 607a str r2, [r7, #4]
|
||
assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
|
||
assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
|
||
assert_param(IS_FSMC_NORSRAM_BANK(Bank));
|
||
|
||
/* Set FSMC_NORSRAM device timing parameters */
|
||
MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime |
|
||
8002044: 687b ldr r3, [r7, #4]
|
||
8002046: 1c5a adds r2, r3, #1
|
||
8002048: 68fb ldr r3, [r7, #12]
|
||
800204a: f853 3022 ldr.w r3, [r3, r2, lsl #2]
|
||
800204e: f003 4140 and.w r1, r3, #3221225472 ; 0xc0000000
|
||
8002052: 68bb ldr r3, [r7, #8]
|
||
8002054: 681a ldr r2, [r3, #0]
|
||
8002056: 68bb ldr r3, [r7, #8]
|
||
8002058: 685b ldr r3, [r3, #4]
|
||
800205a: 011b lsls r3, r3, #4
|
||
800205c: 431a orrs r2, r3
|
||
800205e: 68bb ldr r3, [r7, #8]
|
||
8002060: 689b ldr r3, [r3, #8]
|
||
8002062: 021b lsls r3, r3, #8
|
||
8002064: 431a orrs r2, r3
|
||
8002066: 68bb ldr r3, [r7, #8]
|
||
8002068: 68db ldr r3, [r3, #12]
|
||
800206a: 041b lsls r3, r3, #16
|
||
800206c: 431a orrs r2, r3
|
||
800206e: 68bb ldr r3, [r7, #8]
|
||
8002070: 691b ldr r3, [r3, #16]
|
||
8002072: 3b01 subs r3, #1
|
||
8002074: 051b lsls r3, r3, #20
|
||
8002076: 431a orrs r2, r3
|
||
8002078: 68bb ldr r3, [r7, #8]
|
||
800207a: 695b ldr r3, [r3, #20]
|
||
800207c: 3b02 subs r3, #2
|
||
800207e: 061b lsls r3, r3, #24
|
||
8002080: 431a orrs r2, r3
|
||
8002082: 68bb ldr r3, [r7, #8]
|
||
8002084: 699b ldr r3, [r3, #24]
|
||
8002086: 4313 orrs r3, r2
|
||
8002088: 687a ldr r2, [r7, #4]
|
||
800208a: 3201 adds r2, #1
|
||
800208c: 4319 orrs r1, r3
|
||
800208e: 68fb ldr r3, [r7, #12]
|
||
8002090: f843 1022 str.w r1, [r3, r2, lsl #2]
|
||
((Timing->BusTurnAroundDuration) << FSMC_BTRx_BUSTURN_Pos) |
|
||
(((Timing->CLKDivision) - 1U) << FSMC_BTRx_CLKDIV_Pos) |
|
||
(((Timing->DataLatency) - 2U) << FSMC_BTRx_DATLAT_Pos) |
|
||
(Timing->AccessMode)));
|
||
|
||
return HAL_OK;
|
||
8002094: 2300 movs r3, #0
|
||
}
|
||
8002096: 4618 mov r0, r3
|
||
8002098: 3714 adds r7, #20
|
||
800209a: 46bd mov sp, r7
|
||
800209c: bc80 pop {r7}
|
||
800209e: 4770 bx lr
|
||
|
||
080020a0 <FSMC_NORSRAM_Extended_Timing_Init>:
|
||
* @retval HAL status
|
||
*/
|
||
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
|
||
FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
|
||
uint32_t ExtendedMode)
|
||
{
|
||
80020a0: b480 push {r7}
|
||
80020a2: b085 sub sp, #20
|
||
80020a4: af00 add r7, sp, #0
|
||
80020a6: 60f8 str r0, [r7, #12]
|
||
80020a8: 60b9 str r1, [r7, #8]
|
||
80020aa: 607a str r2, [r7, #4]
|
||
80020ac: 603b str r3, [r7, #0]
|
||
/* Check the parameters */
|
||
assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));
|
||
|
||
/* Set NORSRAM device timing register for write configuration, if extended mode is used */
|
||
if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
|
||
80020ae: 683b ldr r3, [r7, #0]
|
||
80020b0: f5b3 4f80 cmp.w r3, #16384 ; 0x4000
|
||
80020b4: d11d bne.n 80020f2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
|
||
assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
|
||
assert_param(IS_FSMC_NORSRAM_BANK(Bank));
|
||
|
||
/* Set NORSRAM device timing register for write configuration, if extended mode is used */
|
||
#if defined(FSMC_BWTRx_BUSTURN)
|
||
MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime |
|
||
80020b6: 68fb ldr r3, [r7, #12]
|
||
80020b8: 687a ldr r2, [r7, #4]
|
||
80020ba: f853 2022 ldr.w r2, [r3, r2, lsl #2]
|
||
80020be: 4b13 ldr r3, [pc, #76] ; (800210c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
|
||
80020c0: 4013 ands r3, r2
|
||
80020c2: 68ba ldr r2, [r7, #8]
|
||
80020c4: 6811 ldr r1, [r2, #0]
|
||
80020c6: 68ba ldr r2, [r7, #8]
|
||
80020c8: 6852 ldr r2, [r2, #4]
|
||
80020ca: 0112 lsls r2, r2, #4
|
||
80020cc: 4311 orrs r1, r2
|
||
80020ce: 68ba ldr r2, [r7, #8]
|
||
80020d0: 6892 ldr r2, [r2, #8]
|
||
80020d2: 0212 lsls r2, r2, #8
|
||
80020d4: 4311 orrs r1, r2
|
||
80020d6: 68ba ldr r2, [r7, #8]
|
||
80020d8: 6992 ldr r2, [r2, #24]
|
||
80020da: 4311 orrs r1, r2
|
||
80020dc: 68ba ldr r2, [r7, #8]
|
||
80020de: 68d2 ldr r2, [r2, #12]
|
||
80020e0: 0412 lsls r2, r2, #16
|
||
80020e2: 430a orrs r2, r1
|
||
80020e4: ea43 0102 orr.w r1, r3, r2
|
||
80020e8: 68fb ldr r3, [r7, #12]
|
||
80020ea: 687a ldr r2, [r7, #4]
|
||
80020ec: f843 1022 str.w r1, [r3, r2, lsl #2]
|
||
80020f0: e005 b.n 80020fe <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
|
||
(((Timing->DataLatency) - 2U) << FSMC_BWTRx_DATLAT_Pos)));
|
||
#endif /* FSMC_BWTRx_BUSTURN */
|
||
}
|
||
else
|
||
{
|
||
Device->BWTR[Bank] = 0x0FFFFFFFU;
|
||
80020f2: 68fb ldr r3, [r7, #12]
|
||
80020f4: 687a ldr r2, [r7, #4]
|
||
80020f6: f06f 4170 mvn.w r1, #4026531840 ; 0xf0000000
|
||
80020fa: f843 1022 str.w r1, [r3, r2, lsl #2]
|
||
}
|
||
|
||
return HAL_OK;
|
||
80020fe: 2300 movs r3, #0
|
||
}
|
||
8002100: 4618 mov r0, r3
|
||
8002102: 3714 adds r7, #20
|
||
8002104: 46bd mov sp, r7
|
||
8002106: bc80 pop {r7}
|
||
8002108: 4770 bx lr
|
||
800210a: bf00 nop
|
||
800210c: cff00000 .word 0xcff00000
|
||
|
||
08002110 <LCD_WR_REG>:
|
||
_lcd_dev lcddev; //����LCD��Ҫ����
|
||
//**************************************************���ֿ��ٽӿ�
|
||
//д�Ĵ�������
|
||
//regval:�Ĵ���ֵ
|
||
void LCD_WR_REG(uint16_t regval)
|
||
{
|
||
8002110: b480 push {r7}
|
||
8002112: b083 sub sp, #12
|
||
8002114: af00 add r7, sp, #0
|
||
8002116: 4603 mov r3, r0
|
||
8002118: 80fb strh r3, [r7, #6]
|
||
LCD_REG_ADDRESS=regval;//д��Ҫд�ļĴ�������
|
||
800211a: f04f 42d8 mov.w r2, #1811939328 ; 0x6c000000
|
||
800211e: 88fb ldrh r3, [r7, #6]
|
||
8002120: 8013 strh r3, [r2, #0]
|
||
}
|
||
8002122: bf00 nop
|
||
8002124: 370c adds r7, #12
|
||
8002126: 46bd mov sp, r7
|
||
8002128: bc80 pop {r7}
|
||
800212a: 4770 bx lr
|
||
|
||
0800212c <LCD_WR_DATA>:
|
||
//дLCD����
|
||
//data:Ҫд����ֵ
|
||
void LCD_WR_DATA(uint16_t data)
|
||
{
|
||
800212c: b480 push {r7}
|
||
800212e: b083 sub sp, #12
|
||
8002130: af00 add r7, sp, #0
|
||
8002132: 4603 mov r3, r0
|
||
8002134: 80fb strh r3, [r7, #6]
|
||
LCD_DATA_ADDRESS=data;
|
||
8002136: 4a04 ldr r2, [pc, #16] ; (8002148 <LCD_WR_DATA+0x1c>)
|
||
8002138: 88fb ldrh r3, [r7, #6]
|
||
800213a: 8013 strh r3, [r2, #0]
|
||
}
|
||
800213c: bf00 nop
|
||
800213e: 370c adds r7, #12
|
||
8002140: 46bd mov sp, r7
|
||
8002142: bc80 pop {r7}
|
||
8002144: 4770 bx lr
|
||
8002146: bf00 nop
|
||
8002148: 6c000800 .word 0x6c000800
|
||
|
||
0800214c <LCD_WriteReg>:
|
||
}
|
||
//д�Ĵ���
|
||
//LCD_Reg:�Ĵ�����ַ
|
||
//LCD_RegValue:Ҫд��������
|
||
void LCD_WriteReg(uint16_t LCD_Reg, uint16_t LCD_RegValue)
|
||
{
|
||
800214c: b480 push {r7}
|
||
800214e: b083 sub sp, #12
|
||
8002150: af00 add r7, sp, #0
|
||
8002152: 4603 mov r3, r0
|
||
8002154: 460a mov r2, r1
|
||
8002156: 80fb strh r3, [r7, #6]
|
||
8002158: 4613 mov r3, r2
|
||
800215a: 80bb strh r3, [r7, #4]
|
||
LCD_REG_ADDRESS = LCD_Reg; //д��Ҫд�ļĴ�������
|
||
800215c: f04f 42d8 mov.w r2, #1811939328 ; 0x6c000000
|
||
8002160: 88fb ldrh r3, [r7, #6]
|
||
8002162: 8013 strh r3, [r2, #0]
|
||
LCD_DATA_ADDRESS = LCD_RegValue;//�����
|
||
8002164: 4a03 ldr r2, [pc, #12] ; (8002174 <LCD_WriteReg+0x28>)
|
||
8002166: 88bb ldrh r3, [r7, #4]
|
||
8002168: 8013 strh r3, [r2, #0]
|
||
}
|
||
800216a: bf00 nop
|
||
800216c: 370c adds r7, #12
|
||
800216e: 46bd mov sp, r7
|
||
8002170: bc80 pop {r7}
|
||
8002172: 4770 bx lr
|
||
8002174: 6c000800 .word 0x6c000800
|
||
|
||
08002178 <LCD_ReadReg>:
|
||
//���Ĵ���
|
||
//LCD_Reg:�Ĵ�����ַ
|
||
//����ֵ:����������
|
||
uint16_t LCD_ReadReg(uint16_t LCD_Reg)
|
||
{
|
||
8002178: b480 push {r7}
|
||
800217a: b083 sub sp, #12
|
||
800217c: af00 add r7, sp, #0
|
||
800217e: 4603 mov r3, r0
|
||
8002180: 80fb strh r3, [r7, #6]
|
||
LCD_REG_ADDRESS=LCD_Reg; //д��Ҫ���ļĴ�������
|
||
8002182: f04f 42d8 mov.w r2, #1811939328 ; 0x6c000000
|
||
8002186: 88fb ldrh r3, [r7, #6]
|
||
8002188: 8013 strh r3, [r2, #0]
|
||
//delay_us(5);
|
||
return LCD_DATA_ADDRESS; //���ض�����ֵ
|
||
800218a: 4b04 ldr r3, [pc, #16] ; (800219c <LCD_ReadReg+0x24>)
|
||
800218c: 881b ldrh r3, [r3, #0]
|
||
800218e: b29b uxth r3, r3
|
||
}
|
||
8002190: 4618 mov r0, r3
|
||
8002192: 370c adds r7, #12
|
||
8002194: 46bd mov sp, r7
|
||
8002196: bc80 pop {r7}
|
||
8002198: 4770 bx lr
|
||
800219a: bf00 nop
|
||
800219c: 6c000800 .word 0x6c000800
|
||
|
||
080021a0 <LCD_Scan_Dir>:
|
||
//ע��:�����������ܻ��ܵ��˺������õ�Ӱ��(������9341/6804����������),
|
||
//����,һ������ΪL2R_U2D����,��������Ϊ����ɨ�跽ʽ,���ܵ�����ʾ������.
|
||
//dir:0~7,����8������(���嶨����lcd.h)
|
||
//9320/9325/9328/4531/4535/1505/b505/8989/5408/9341/5310��IC�Ѿ�ʵ�ʲ���
|
||
void LCD_Scan_Dir(uint8_t dir)
|
||
{
|
||
80021a0: b580 push {r7, lr}
|
||
80021a2: b084 sub sp, #16
|
||
80021a4: af00 add r7, sp, #0
|
||
80021a6: 4603 mov r3, r0
|
||
80021a8: 71fb strb r3, [r7, #7]
|
||
uint16_t regval=0;
|
||
80021aa: 2300 movs r3, #0
|
||
80021ac: 81fb strh r3, [r7, #14]
|
||
uint8_t dirreg=0;
|
||
80021ae: 2300 movs r3, #0
|
||
80021b0: 737b strb r3, [r7, #13]
|
||
uint16_t temp;
|
||
if(lcddev.dir==1&&lcddev.id!=0X6804)//����ʱ����6804���ı�ɨ�跽����
|
||
80021b2: 4ba8 ldr r3, [pc, #672] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
80021b4: 799b ldrb r3, [r3, #6]
|
||
80021b6: 2b01 cmp r3, #1
|
||
80021b8: d134 bne.n 8002224 <LCD_Scan_Dir+0x84>
|
||
80021ba: 4ba6 ldr r3, [pc, #664] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
80021bc: 889b ldrh r3, [r3, #4]
|
||
80021be: f646 0204 movw r2, #26628 ; 0x6804
|
||
80021c2: 4293 cmp r3, r2
|
||
80021c4: d02e beq.n 8002224 <LCD_Scan_Dir+0x84>
|
||
{
|
||
switch(dir)//����ת��
|
||
80021c6: 79fb ldrb r3, [r7, #7]
|
||
80021c8: 2b07 cmp r3, #7
|
||
80021ca: d82c bhi.n 8002226 <LCD_Scan_Dir+0x86>
|
||
80021cc: a201 add r2, pc, #4 ; (adr r2, 80021d4 <LCD_Scan_Dir+0x34>)
|
||
80021ce: f852 f023 ldr.w pc, [r2, r3, lsl #2]
|
||
80021d2: bf00 nop
|
||
80021d4: 080021f5 .word 0x080021f5
|
||
80021d8: 080021fb .word 0x080021fb
|
||
80021dc: 08002201 .word 0x08002201
|
||
80021e0: 08002207 .word 0x08002207
|
||
80021e4: 0800220d .word 0x0800220d
|
||
80021e8: 08002213 .word 0x08002213
|
||
80021ec: 08002219 .word 0x08002219
|
||
80021f0: 0800221f .word 0x0800221f
|
||
{
|
||
case 0:dir=6;break;
|
||
80021f4: 2306 movs r3, #6
|
||
80021f6: 71fb strb r3, [r7, #7]
|
||
80021f8: e015 b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
case 1:dir=7;break;
|
||
80021fa: 2307 movs r3, #7
|
||
80021fc: 71fb strb r3, [r7, #7]
|
||
80021fe: e012 b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
case 2:dir=4;break;
|
||
8002200: 2304 movs r3, #4
|
||
8002202: 71fb strb r3, [r7, #7]
|
||
8002204: e00f b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
case 3:dir=5;break;
|
||
8002206: 2305 movs r3, #5
|
||
8002208: 71fb strb r3, [r7, #7]
|
||
800220a: e00c b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
case 4:dir=1;break;
|
||
800220c: 2301 movs r3, #1
|
||
800220e: 71fb strb r3, [r7, #7]
|
||
8002210: e009 b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
case 5:dir=0;break;
|
||
8002212: 2300 movs r3, #0
|
||
8002214: 71fb strb r3, [r7, #7]
|
||
8002216: e006 b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
case 6:dir=3;break;
|
||
8002218: 2303 movs r3, #3
|
||
800221a: 71fb strb r3, [r7, #7]
|
||
800221c: e003 b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
case 7:dir=2;break;
|
||
800221e: 2302 movs r3, #2
|
||
8002220: 71fb strb r3, [r7, #7]
|
||
8002222: e000 b.n 8002226 <LCD_Scan_Dir+0x86>
|
||
}
|
||
}
|
||
8002224: bf00 nop
|
||
if(lcddev.id==0x9341||lcddev.id==0X6804||lcddev.id==0X5310)//9341/6804/5310,������
|
||
8002226: 4b8b ldr r3, [pc, #556] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002228: 889b ldrh r3, [r3, #4]
|
||
800222a: f249 3241 movw r2, #37697 ; 0x9341
|
||
800222e: 4293 cmp r3, r2
|
||
8002230: d00c beq.n 800224c <LCD_Scan_Dir+0xac>
|
||
8002232: 4b88 ldr r3, [pc, #544] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002234: 889b ldrh r3, [r3, #4]
|
||
8002236: f646 0204 movw r2, #26628 ; 0x6804
|
||
800223a: 4293 cmp r3, r2
|
||
800223c: d006 beq.n 800224c <LCD_Scan_Dir+0xac>
|
||
800223e: 4b85 ldr r3, [pc, #532] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002240: 889b ldrh r3, [r3, #4]
|
||
8002242: f245 3210 movw r2, #21264 ; 0x5310
|
||
8002246: 4293 cmp r3, r2
|
||
8002248: f040 80bb bne.w 80023c2 <LCD_Scan_Dir+0x222>
|
||
{
|
||
switch(dir)
|
||
800224c: 79fb ldrb r3, [r7, #7]
|
||
800224e: 2b07 cmp r3, #7
|
||
8002250: d835 bhi.n 80022be <LCD_Scan_Dir+0x11e>
|
||
8002252: a201 add r2, pc, #4 ; (adr r2, 8002258 <LCD_Scan_Dir+0xb8>)
|
||
8002254: f852 f023 ldr.w pc, [r2, r3, lsl #2]
|
||
8002258: 080022bf .word 0x080022bf
|
||
800225c: 08002279 .word 0x08002279
|
||
8002260: 08002283 .word 0x08002283
|
||
8002264: 0800228d .word 0x0800228d
|
||
8002268: 08002297 .word 0x08002297
|
||
800226c: 080022a1 .word 0x080022a1
|
||
8002270: 080022ab .word 0x080022ab
|
||
8002274: 080022b5 .word 0x080022b5
|
||
{
|
||
case L2R_U2D://��������,���ϵ���
|
||
regval|=(0<<7)|(0<<6)|(0<<5);
|
||
break;
|
||
case L2R_D2U://��������,���µ���
|
||
regval|=(1<<7)|(0<<6)|(0<<5);
|
||
8002278: 89fb ldrh r3, [r7, #14]
|
||
800227a: f043 0380 orr.w r3, r3, #128 ; 0x80
|
||
800227e: 81fb strh r3, [r7, #14]
|
||
break;
|
||
8002280: e01d b.n 80022be <LCD_Scan_Dir+0x11e>
|
||
case R2L_U2D://���ҵ���,���ϵ���
|
||
regval|=(0<<7)|(1<<6)|(0<<5);
|
||
8002282: 89fb ldrh r3, [r7, #14]
|
||
8002284: f043 0340 orr.w r3, r3, #64 ; 0x40
|
||
8002288: 81fb strh r3, [r7, #14]
|
||
break;
|
||
800228a: e018 b.n 80022be <LCD_Scan_Dir+0x11e>
|
||
case R2L_D2U://���ҵ���,���µ���
|
||
regval|=(1<<7)|(1<<6)|(0<<5);
|
||
800228c: 89fb ldrh r3, [r7, #14]
|
||
800228e: f043 03c0 orr.w r3, r3, #192 ; 0xc0
|
||
8002292: 81fb strh r3, [r7, #14]
|
||
break;
|
||
8002294: e013 b.n 80022be <LCD_Scan_Dir+0x11e>
|
||
case U2D_L2R://���ϵ���,��������
|
||
regval|=(0<<7)|(0<<6)|(1<<5);
|
||
8002296: 89fb ldrh r3, [r7, #14]
|
||
8002298: f043 0320 orr.w r3, r3, #32
|
||
800229c: 81fb strh r3, [r7, #14]
|
||
break;
|
||
800229e: e00e b.n 80022be <LCD_Scan_Dir+0x11e>
|
||
case U2D_R2L://���ϵ���,���ҵ���
|
||
regval|=(0<<7)|(1<<6)|(1<<5);
|
||
80022a0: 89fb ldrh r3, [r7, #14]
|
||
80022a2: f043 0360 orr.w r3, r3, #96 ; 0x60
|
||
80022a6: 81fb strh r3, [r7, #14]
|
||
break;
|
||
80022a8: e009 b.n 80022be <LCD_Scan_Dir+0x11e>
|
||
case D2U_L2R://���µ���,��������
|
||
regval|=(1<<7)|(0<<6)|(1<<5);
|
||
80022aa: 89fb ldrh r3, [r7, #14]
|
||
80022ac: f043 03a0 orr.w r3, r3, #160 ; 0xa0
|
||
80022b0: 81fb strh r3, [r7, #14]
|
||
break;
|
||
80022b2: e004 b.n 80022be <LCD_Scan_Dir+0x11e>
|
||
case D2U_R2L://���µ���,���ҵ���
|
||
regval|=(1<<7)|(1<<6)|(1<<5);
|
||
80022b4: 89fb ldrh r3, [r7, #14]
|
||
80022b6: f043 03e0 orr.w r3, r3, #224 ; 0xe0
|
||
80022ba: 81fb strh r3, [r7, #14]
|
||
break;
|
||
80022bc: bf00 nop
|
||
}
|
||
dirreg=0X36;
|
||
80022be: 2336 movs r3, #54 ; 0x36
|
||
80022c0: 737b strb r3, [r7, #13]
|
||
if(lcddev.id!=0X5310)regval|=0X08;//5310����ҪBGR
|
||
80022c2: 4b64 ldr r3, [pc, #400] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
80022c4: 889b ldrh r3, [r3, #4]
|
||
80022c6: f245 3210 movw r2, #21264 ; 0x5310
|
||
80022ca: 4293 cmp r3, r2
|
||
80022cc: d003 beq.n 80022d6 <LCD_Scan_Dir+0x136>
|
||
80022ce: 89fb ldrh r3, [r7, #14]
|
||
80022d0: f043 0308 orr.w r3, r3, #8
|
||
80022d4: 81fb strh r3, [r7, #14]
|
||
if(lcddev.id==0X6804)regval|=0x02;//6804��BIT6��9341�ķ���
|
||
80022d6: 4b5f ldr r3, [pc, #380] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
80022d8: 889b ldrh r3, [r3, #4]
|
||
80022da: f646 0204 movw r2, #26628 ; 0x6804
|
||
80022de: 4293 cmp r3, r2
|
||
80022e0: d103 bne.n 80022ea <LCD_Scan_Dir+0x14a>
|
||
80022e2: 89fb ldrh r3, [r7, #14]
|
||
80022e4: f043 0302 orr.w r3, r3, #2
|
||
80022e8: 81fb strh r3, [r7, #14]
|
||
LCD_WriteReg(dirreg,regval);
|
||
80022ea: 7b7b ldrb r3, [r7, #13]
|
||
80022ec: b29b uxth r3, r3
|
||
80022ee: 89fa ldrh r2, [r7, #14]
|
||
80022f0: 4611 mov r1, r2
|
||
80022f2: 4618 mov r0, r3
|
||
80022f4: f7ff ff2a bl 800214c <LCD_WriteReg>
|
||
if((regval&0X20)||lcddev.dir==1)
|
||
80022f8: 89fb ldrh r3, [r7, #14]
|
||
80022fa: f003 0320 and.w r3, r3, #32
|
||
80022fe: 2b00 cmp r3, #0
|
||
8002300: d103 bne.n 800230a <LCD_Scan_Dir+0x16a>
|
||
8002302: 4b54 ldr r3, [pc, #336] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002304: 799b ldrb r3, [r3, #6]
|
||
8002306: 2b01 cmp r3, #1
|
||
8002308: d110 bne.n 800232c <LCD_Scan_Dir+0x18c>
|
||
{
|
||
if(lcddev.width<lcddev.height)//����X,Y
|
||
800230a: 4b52 ldr r3, [pc, #328] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
800230c: 881a ldrh r2, [r3, #0]
|
||
800230e: 4b51 ldr r3, [pc, #324] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002310: 885b ldrh r3, [r3, #2]
|
||
8002312: 429a cmp r2, r3
|
||
8002314: d21a bcs.n 800234c <LCD_Scan_Dir+0x1ac>
|
||
{
|
||
temp=lcddev.width;
|
||
8002316: 4b4f ldr r3, [pc, #316] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002318: 881b ldrh r3, [r3, #0]
|
||
800231a: 817b strh r3, [r7, #10]
|
||
lcddev.width=lcddev.height;
|
||
800231c: 4b4d ldr r3, [pc, #308] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
800231e: 885a ldrh r2, [r3, #2]
|
||
8002320: 4b4c ldr r3, [pc, #304] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002322: 801a strh r2, [r3, #0]
|
||
lcddev.height=temp;
|
||
8002324: 4a4b ldr r2, [pc, #300] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002326: 897b ldrh r3, [r7, #10]
|
||
8002328: 8053 strh r3, [r2, #2]
|
||
if(lcddev.width<lcddev.height)//����X,Y
|
||
800232a: e00f b.n 800234c <LCD_Scan_Dir+0x1ac>
|
||
}
|
||
}else
|
||
{
|
||
if(lcddev.width>lcddev.height)//����X,Y
|
||
800232c: 4b49 ldr r3, [pc, #292] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
800232e: 881a ldrh r2, [r3, #0]
|
||
8002330: 4b48 ldr r3, [pc, #288] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002332: 885b ldrh r3, [r3, #2]
|
||
8002334: 429a cmp r2, r3
|
||
8002336: d909 bls.n 800234c <LCD_Scan_Dir+0x1ac>
|
||
{
|
||
temp=lcddev.width;
|
||
8002338: 4b46 ldr r3, [pc, #280] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
800233a: 881b ldrh r3, [r3, #0]
|
||
800233c: 817b strh r3, [r7, #10]
|
||
lcddev.width=lcddev.height;
|
||
800233e: 4b45 ldr r3, [pc, #276] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002340: 885a ldrh r2, [r3, #2]
|
||
8002342: 4b44 ldr r3, [pc, #272] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002344: 801a strh r2, [r3, #0]
|
||
lcddev.height=temp;
|
||
8002346: 4a43 ldr r2, [pc, #268] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002348: 897b ldrh r3, [r7, #10]
|
||
800234a: 8053 strh r3, [r2, #2]
|
||
}
|
||
}
|
||
LCD_WR_REG(lcddev.setxcmd);
|
||
800234c: 4b41 ldr r3, [pc, #260] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
800234e: 7a1b ldrb r3, [r3, #8]
|
||
8002350: b29b uxth r3, r3
|
||
8002352: 4618 mov r0, r3
|
||
8002354: f7ff fedc bl 8002110 <LCD_WR_REG>
|
||
LCD_WR_DATA(0);LCD_WR_DATA(0);
|
||
8002358: 2000 movs r0, #0
|
||
800235a: f7ff fee7 bl 800212c <LCD_WR_DATA>
|
||
800235e: 2000 movs r0, #0
|
||
8002360: f7ff fee4 bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
|
||
8002364: 4b3b ldr r3, [pc, #236] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002366: 881b ldrh r3, [r3, #0]
|
||
8002368: 3b01 subs r3, #1
|
||
800236a: 121b asrs r3, r3, #8
|
||
800236c: b29b uxth r3, r3
|
||
800236e: 4618 mov r0, r3
|
||
8002370: f7ff fedc bl 800212c <LCD_WR_DATA>
|
||
8002374: 4b37 ldr r3, [pc, #220] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002376: 881b ldrh r3, [r3, #0]
|
||
8002378: 3b01 subs r3, #1
|
||
800237a: b29b uxth r3, r3
|
||
800237c: b2db uxtb r3, r3
|
||
800237e: b29b uxth r3, r3
|
||
8002380: 4618 mov r0, r3
|
||
8002382: f7ff fed3 bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_REG(lcddev.setycmd);
|
||
8002386: 4b33 ldr r3, [pc, #204] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002388: 7a5b ldrb r3, [r3, #9]
|
||
800238a: b29b uxth r3, r3
|
||
800238c: 4618 mov r0, r3
|
||
800238e: f7ff febf bl 8002110 <LCD_WR_REG>
|
||
LCD_WR_DATA(0);LCD_WR_DATA(0);
|
||
8002392: 2000 movs r0, #0
|
||
8002394: f7ff feca bl 800212c <LCD_WR_DATA>
|
||
8002398: 2000 movs r0, #0
|
||
800239a: f7ff fec7 bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);
|
||
800239e: 4b2d ldr r3, [pc, #180] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
80023a0: 885b ldrh r3, [r3, #2]
|
||
80023a2: 3b01 subs r3, #1
|
||
80023a4: 121b asrs r3, r3, #8
|
||
80023a6: b29b uxth r3, r3
|
||
80023a8: 4618 mov r0, r3
|
||
80023aa: f7ff febf bl 800212c <LCD_WR_DATA>
|
||
80023ae: 4b29 ldr r3, [pc, #164] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
80023b0: 885b ldrh r3, [r3, #2]
|
||
80023b2: 3b01 subs r3, #1
|
||
80023b4: b29b uxth r3, r3
|
||
80023b6: b2db uxtb r3, r3
|
||
80023b8: b29b uxth r3, r3
|
||
80023ba: 4618 mov r0, r3
|
||
80023bc: f7ff feb6 bl 800212c <LCD_WR_DATA>
|
||
80023c0: e058 b.n 8002474 <LCD_Scan_Dir+0x2d4>
|
||
}else
|
||
{
|
||
switch(dir)
|
||
80023c2: 79fb ldrb r3, [r7, #7]
|
||
80023c4: 2b07 cmp r3, #7
|
||
80023c6: d836 bhi.n 8002436 <LCD_Scan_Dir+0x296>
|
||
80023c8: a201 add r2, pc, #4 ; (adr r2, 80023d0 <LCD_Scan_Dir+0x230>)
|
||
80023ca: f852 f023 ldr.w pc, [r2, r3, lsl #2]
|
||
80023ce: bf00 nop
|
||
80023d0: 080023f1 .word 0x080023f1
|
||
80023d4: 080023fb .word 0x080023fb
|
||
80023d8: 08002405 .word 0x08002405
|
||
80023dc: 08002437 .word 0x08002437
|
||
80023e0: 0800240f .word 0x0800240f
|
||
80023e4: 08002419 .word 0x08002419
|
||
80023e8: 08002423 .word 0x08002423
|
||
80023ec: 0800242d .word 0x0800242d
|
||
{
|
||
case L2R_U2D://��������,���ϵ���
|
||
regval|=(1<<5)|(1<<4)|(0<<3);
|
||
80023f0: 89fb ldrh r3, [r7, #14]
|
||
80023f2: f043 0330 orr.w r3, r3, #48 ; 0x30
|
||
80023f6: 81fb strh r3, [r7, #14]
|
||
break;
|
||
80023f8: e01d b.n 8002436 <LCD_Scan_Dir+0x296>
|
||
case L2R_D2U://��������,���µ���
|
||
regval|=(0<<5)|(1<<4)|(0<<3);
|
||
80023fa: 89fb ldrh r3, [r7, #14]
|
||
80023fc: f043 0310 orr.w r3, r3, #16
|
||
8002400: 81fb strh r3, [r7, #14]
|
||
break;
|
||
8002402: e018 b.n 8002436 <LCD_Scan_Dir+0x296>
|
||
case R2L_U2D://���ҵ���,���ϵ���
|
||
regval|=(1<<5)|(0<<4)|(0<<3);
|
||
8002404: 89fb ldrh r3, [r7, #14]
|
||
8002406: f043 0320 orr.w r3, r3, #32
|
||
800240a: 81fb strh r3, [r7, #14]
|
||
break;
|
||
800240c: e013 b.n 8002436 <LCD_Scan_Dir+0x296>
|
||
case R2L_D2U://���ҵ���,���µ���
|
||
regval|=(0<<5)|(0<<4)|(0<<3);
|
||
break;
|
||
case U2D_L2R://���ϵ���,��������
|
||
regval|=(1<<5)|(1<<4)|(1<<3);
|
||
800240e: 89fb ldrh r3, [r7, #14]
|
||
8002410: f043 0338 orr.w r3, r3, #56 ; 0x38
|
||
8002414: 81fb strh r3, [r7, #14]
|
||
break;
|
||
8002416: e00e b.n 8002436 <LCD_Scan_Dir+0x296>
|
||
case U2D_R2L://���ϵ���,���ҵ���
|
||
regval|=(1<<5)|(0<<4)|(1<<3);
|
||
8002418: 89fb ldrh r3, [r7, #14]
|
||
800241a: f043 0328 orr.w r3, r3, #40 ; 0x28
|
||
800241e: 81fb strh r3, [r7, #14]
|
||
break;
|
||
8002420: e009 b.n 8002436 <LCD_Scan_Dir+0x296>
|
||
case D2U_L2R://���µ���,��������
|
||
regval|=(0<<5)|(1<<4)|(1<<3);
|
||
8002422: 89fb ldrh r3, [r7, #14]
|
||
8002424: f043 0318 orr.w r3, r3, #24
|
||
8002428: 81fb strh r3, [r7, #14]
|
||
break;
|
||
800242a: e004 b.n 8002436 <LCD_Scan_Dir+0x296>
|
||
case D2U_R2L://���µ���,���ҵ���
|
||
regval|=(0<<5)|(0<<4)|(1<<3);
|
||
800242c: 89fb ldrh r3, [r7, #14]
|
||
800242e: f043 0308 orr.w r3, r3, #8
|
||
8002432: 81fb strh r3, [r7, #14]
|
||
break;
|
||
8002434: bf00 nop
|
||
}
|
||
if(lcddev.id==0x8989)//8989 IC
|
||
8002436: 4b07 ldr r3, [pc, #28] ; (8002454 <LCD_Scan_Dir+0x2b4>)
|
||
8002438: 889b ldrh r3, [r3, #4]
|
||
800243a: f648 1289 movw r2, #35209 ; 0x8989
|
||
800243e: 4293 cmp r3, r2
|
||
8002440: d10a bne.n 8002458 <LCD_Scan_Dir+0x2b8>
|
||
{
|
||
dirreg=0X11;
|
||
8002442: 2311 movs r3, #17
|
||
8002444: 737b strb r3, [r7, #13]
|
||
regval|=0X6040; //65K
|
||
8002446: 89fb ldrh r3, [r7, #14]
|
||
8002448: f443 43c0 orr.w r3, r3, #24576 ; 0x6000
|
||
800244c: f043 0340 orr.w r3, r3, #64 ; 0x40
|
||
8002450: 81fb strh r3, [r7, #14]
|
||
8002452: e007 b.n 8002464 <LCD_Scan_Dir+0x2c4>
|
||
8002454: 20000254 .word 0x20000254
|
||
}else//��������IC
|
||
{
|
||
dirreg=0X03;
|
||
8002458: 2303 movs r3, #3
|
||
800245a: 737b strb r3, [r7, #13]
|
||
regval|=1<<12;
|
||
800245c: 89fb ldrh r3, [r7, #14]
|
||
800245e: f443 5380 orr.w r3, r3, #4096 ; 0x1000
|
||
8002462: 81fb strh r3, [r7, #14]
|
||
}
|
||
LCD_WriteReg(dirreg,regval);
|
||
8002464: 7b7b ldrb r3, [r7, #13]
|
||
8002466: b29b uxth r3, r3
|
||
8002468: 89fa ldrh r2, [r7, #14]
|
||
800246a: 4611 mov r1, r2
|
||
800246c: 4618 mov r0, r3
|
||
800246e: f7ff fe6d bl 800214c <LCD_WriteReg>
|
||
}
|
||
}
|
||
8002472: bf00 nop
|
||
8002474: bf00 nop
|
||
8002476: 3710 adds r7, #16
|
||
8002478: 46bd mov sp, r7
|
||
800247a: bd80 pop {r7, pc}
|
||
|
||
0800247c <LCD_Display_Dir>:
|
||
//����LCD��ʾ����
|
||
//dir:0,������1,����
|
||
void LCD_Display_Dir(uint8_t dir)
|
||
{
|
||
800247c: b580 push {r7, lr}
|
||
800247e: b082 sub sp, #8
|
||
8002480: af00 add r7, sp, #0
|
||
8002482: 4603 mov r3, r0
|
||
8002484: 71fb strb r3, [r7, #7]
|
||
if(dir==0) //����
|
||
8002486: 79fb ldrb r3, [r7, #7]
|
||
8002488: 2b00 cmp r3, #0
|
||
800248a: d154 bne.n 8002536 <LCD_Display_Dir+0xba>
|
||
{
|
||
lcddev.dir=0; //����
|
||
800248c: 4b5d ldr r3, [pc, #372] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800248e: 2200 movs r2, #0
|
||
8002490: 719a strb r2, [r3, #6]
|
||
lcddev.width=240;
|
||
8002492: 4b5c ldr r3, [pc, #368] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002494: 22f0 movs r2, #240 ; 0xf0
|
||
8002496: 801a strh r2, [r3, #0]
|
||
lcddev.height=320;
|
||
8002498: 4b5a ldr r3, [pc, #360] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800249a: f44f 72a0 mov.w r2, #320 ; 0x140
|
||
800249e: 805a strh r2, [r3, #2]
|
||
if(lcddev.id==0X9341||lcddev.id==0X6804||lcddev.id==0X5310)
|
||
80024a0: 4b58 ldr r3, [pc, #352] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024a2: 889b ldrh r3, [r3, #4]
|
||
80024a4: f249 3241 movw r2, #37697 ; 0x9341
|
||
80024a8: 4293 cmp r3, r2
|
||
80024aa: d00b beq.n 80024c4 <LCD_Display_Dir+0x48>
|
||
80024ac: 4b55 ldr r3, [pc, #340] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024ae: 889b ldrh r3, [r3, #4]
|
||
80024b0: f646 0204 movw r2, #26628 ; 0x6804
|
||
80024b4: 4293 cmp r3, r2
|
||
80024b6: d005 beq.n 80024c4 <LCD_Display_Dir+0x48>
|
||
80024b8: 4b52 ldr r3, [pc, #328] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024ba: 889b ldrh r3, [r3, #4]
|
||
80024bc: f245 3210 movw r2, #21264 ; 0x5310
|
||
80024c0: 4293 cmp r3, r2
|
||
80024c2: d11e bne.n 8002502 <LCD_Display_Dir+0x86>
|
||
{
|
||
lcddev.wramcmd=0X2C;
|
||
80024c4: 4b4f ldr r3, [pc, #316] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024c6: 222c movs r2, #44 ; 0x2c
|
||
80024c8: 71da strb r2, [r3, #7]
|
||
lcddev.setxcmd=0X2A;
|
||
80024ca: 4b4e ldr r3, [pc, #312] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024cc: 222a movs r2, #42 ; 0x2a
|
||
80024ce: 721a strb r2, [r3, #8]
|
||
lcddev.setycmd=0X2B;
|
||
80024d0: 4b4c ldr r3, [pc, #304] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024d2: 222b movs r2, #43 ; 0x2b
|
||
80024d4: 725a strb r2, [r3, #9]
|
||
if(lcddev.id==0X6804||lcddev.id==0X5310)
|
||
80024d6: 4b4b ldr r3, [pc, #300] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024d8: 889b ldrh r3, [r3, #4]
|
||
80024da: f646 0204 movw r2, #26628 ; 0x6804
|
||
80024de: 4293 cmp r3, r2
|
||
80024e0: d006 beq.n 80024f0 <LCD_Display_Dir+0x74>
|
||
80024e2: 4b48 ldr r3, [pc, #288] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024e4: 889b ldrh r3, [r3, #4]
|
||
80024e6: f245 3210 movw r2, #21264 ; 0x5310
|
||
80024ea: 4293 cmp r3, r2
|
||
80024ec: f040 8081 bne.w 80025f2 <LCD_Display_Dir+0x176>
|
||
{
|
||
lcddev.width=320;
|
||
80024f0: 4b44 ldr r3, [pc, #272] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024f2: f44f 72a0 mov.w r2, #320 ; 0x140
|
||
80024f6: 801a strh r2, [r3, #0]
|
||
lcddev.height=480;
|
||
80024f8: 4b42 ldr r3, [pc, #264] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80024fa: f44f 72f0 mov.w r2, #480 ; 0x1e0
|
||
80024fe: 805a strh r2, [r3, #2]
|
||
if(lcddev.id==0X6804||lcddev.id==0X5310)
|
||
8002500: e077 b.n 80025f2 <LCD_Display_Dir+0x176>
|
||
}
|
||
}else if(lcddev.id==0X8989)
|
||
8002502: 4b40 ldr r3, [pc, #256] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002504: 889b ldrh r3, [r3, #4]
|
||
8002506: f648 1289 movw r2, #35209 ; 0x8989
|
||
800250a: 4293 cmp r3, r2
|
||
800250c: d109 bne.n 8002522 <LCD_Display_Dir+0xa6>
|
||
{
|
||
lcddev.wramcmd=R34;
|
||
800250e: 4b3d ldr r3, [pc, #244] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002510: 2222 movs r2, #34 ; 0x22
|
||
8002512: 71da strb r2, [r3, #7]
|
||
lcddev.setxcmd=0X4E;
|
||
8002514: 4b3b ldr r3, [pc, #236] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002516: 224e movs r2, #78 ; 0x4e
|
||
8002518: 721a strb r2, [r3, #8]
|
||
lcddev.setycmd=0X4F;
|
||
800251a: 4b3a ldr r3, [pc, #232] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800251c: 224f movs r2, #79 ; 0x4f
|
||
800251e: 725a strb r2, [r3, #9]
|
||
8002520: e068 b.n 80025f4 <LCD_Display_Dir+0x178>
|
||
}else
|
||
{
|
||
lcddev.wramcmd=R34;
|
||
8002522: 4b38 ldr r3, [pc, #224] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002524: 2222 movs r2, #34 ; 0x22
|
||
8002526: 71da strb r2, [r3, #7]
|
||
lcddev.setxcmd=R32;
|
||
8002528: 4b36 ldr r3, [pc, #216] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800252a: 2220 movs r2, #32
|
||
800252c: 721a strb r2, [r3, #8]
|
||
lcddev.setycmd=R33;
|
||
800252e: 4b35 ldr r3, [pc, #212] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002530: 2221 movs r2, #33 ; 0x21
|
||
8002532: 725a strb r2, [r3, #9]
|
||
8002534: e05e b.n 80025f4 <LCD_Display_Dir+0x178>
|
||
}
|
||
}else //����
|
||
{
|
||
lcddev.dir=1; //����
|
||
8002536: 4b33 ldr r3, [pc, #204] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002538: 2201 movs r2, #1
|
||
800253a: 719a strb r2, [r3, #6]
|
||
lcddev.width=320;
|
||
800253c: 4b31 ldr r3, [pc, #196] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800253e: f44f 72a0 mov.w r2, #320 ; 0x140
|
||
8002542: 801a strh r2, [r3, #0]
|
||
lcddev.height=240;
|
||
8002544: 4b2f ldr r3, [pc, #188] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002546: 22f0 movs r2, #240 ; 0xf0
|
||
8002548: 805a strh r2, [r3, #2]
|
||
if(lcddev.id==0X9341||lcddev.id==0X5310)
|
||
800254a: 4b2e ldr r3, [pc, #184] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800254c: 889b ldrh r3, [r3, #4]
|
||
800254e: f249 3241 movw r2, #37697 ; 0x9341
|
||
8002552: 4293 cmp r3, r2
|
||
8002554: d005 beq.n 8002562 <LCD_Display_Dir+0xe6>
|
||
8002556: 4b2b ldr r3, [pc, #172] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002558: 889b ldrh r3, [r3, #4]
|
||
800255a: f245 3210 movw r2, #21264 ; 0x5310
|
||
800255e: 4293 cmp r3, r2
|
||
8002560: d109 bne.n 8002576 <LCD_Display_Dir+0xfa>
|
||
{
|
||
lcddev.wramcmd=0X2C;
|
||
8002562: 4b28 ldr r3, [pc, #160] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002564: 222c movs r2, #44 ; 0x2c
|
||
8002566: 71da strb r2, [r3, #7]
|
||
lcddev.setxcmd=0X2A;
|
||
8002568: 4b26 ldr r3, [pc, #152] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800256a: 222a movs r2, #42 ; 0x2a
|
||
800256c: 721a strb r2, [r3, #8]
|
||
lcddev.setycmd=0X2B;
|
||
800256e: 4b25 ldr r3, [pc, #148] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002570: 222b movs r2, #43 ; 0x2b
|
||
8002572: 725a strb r2, [r3, #9]
|
||
8002574: e028 b.n 80025c8 <LCD_Display_Dir+0x14c>
|
||
}else if(lcddev.id==0X6804)
|
||
8002576: 4b23 ldr r3, [pc, #140] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002578: 889b ldrh r3, [r3, #4]
|
||
800257a: f646 0204 movw r2, #26628 ; 0x6804
|
||
800257e: 4293 cmp r3, r2
|
||
8002580: d109 bne.n 8002596 <LCD_Display_Dir+0x11a>
|
||
{
|
||
lcddev.wramcmd=0X2C;
|
||
8002582: 4b20 ldr r3, [pc, #128] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002584: 222c movs r2, #44 ; 0x2c
|
||
8002586: 71da strb r2, [r3, #7]
|
||
lcddev.setxcmd=0X2B;
|
||
8002588: 4b1e ldr r3, [pc, #120] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
800258a: 222b movs r2, #43 ; 0x2b
|
||
800258c: 721a strb r2, [r3, #8]
|
||
lcddev.setycmd=0X2A;
|
||
800258e: 4b1d ldr r3, [pc, #116] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002590: 222a movs r2, #42 ; 0x2a
|
||
8002592: 725a strb r2, [r3, #9]
|
||
8002594: e018 b.n 80025c8 <LCD_Display_Dir+0x14c>
|
||
}else if(lcddev.id==0X8989)
|
||
8002596: 4b1b ldr r3, [pc, #108] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
8002598: 889b ldrh r3, [r3, #4]
|
||
800259a: f648 1289 movw r2, #35209 ; 0x8989
|
||
800259e: 4293 cmp r3, r2
|
||
80025a0: d109 bne.n 80025b6 <LCD_Display_Dir+0x13a>
|
||
{
|
||
lcddev.wramcmd=R34;
|
||
80025a2: 4b18 ldr r3, [pc, #96] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025a4: 2222 movs r2, #34 ; 0x22
|
||
80025a6: 71da strb r2, [r3, #7]
|
||
lcddev.setxcmd=0X4F;
|
||
80025a8: 4b16 ldr r3, [pc, #88] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025aa: 224f movs r2, #79 ; 0x4f
|
||
80025ac: 721a strb r2, [r3, #8]
|
||
lcddev.setycmd=0X4E;
|
||
80025ae: 4b15 ldr r3, [pc, #84] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025b0: 224e movs r2, #78 ; 0x4e
|
||
80025b2: 725a strb r2, [r3, #9]
|
||
80025b4: e008 b.n 80025c8 <LCD_Display_Dir+0x14c>
|
||
}else
|
||
{
|
||
lcddev.wramcmd=R34;
|
||
80025b6: 4b13 ldr r3, [pc, #76] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025b8: 2222 movs r2, #34 ; 0x22
|
||
80025ba: 71da strb r2, [r3, #7]
|
||
lcddev.setxcmd=R33;
|
||
80025bc: 4b11 ldr r3, [pc, #68] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025be: 2221 movs r2, #33 ; 0x21
|
||
80025c0: 721a strb r2, [r3, #8]
|
||
lcddev.setycmd=R32;
|
||
80025c2: 4b10 ldr r3, [pc, #64] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025c4: 2220 movs r2, #32
|
||
80025c6: 725a strb r2, [r3, #9]
|
||
}
|
||
if(lcddev.id==0X6804||lcddev.id==0X5310)
|
||
80025c8: 4b0e ldr r3, [pc, #56] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025ca: 889b ldrh r3, [r3, #4]
|
||
80025cc: f646 0204 movw r2, #26628 ; 0x6804
|
||
80025d0: 4293 cmp r3, r2
|
||
80025d2: d005 beq.n 80025e0 <LCD_Display_Dir+0x164>
|
||
80025d4: 4b0b ldr r3, [pc, #44] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025d6: 889b ldrh r3, [r3, #4]
|
||
80025d8: f245 3210 movw r2, #21264 ; 0x5310
|
||
80025dc: 4293 cmp r3, r2
|
||
80025de: d109 bne.n 80025f4 <LCD_Display_Dir+0x178>
|
||
{
|
||
lcddev.width=480;
|
||
80025e0: 4b08 ldr r3, [pc, #32] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025e2: f44f 72f0 mov.w r2, #480 ; 0x1e0
|
||
80025e6: 801a strh r2, [r3, #0]
|
||
lcddev.height=320;
|
||
80025e8: 4b06 ldr r3, [pc, #24] ; (8002604 <LCD_Display_Dir+0x188>)
|
||
80025ea: f44f 72a0 mov.w r2, #320 ; 0x140
|
||
80025ee: 805a strh r2, [r3, #2]
|
||
80025f0: e000 b.n 80025f4 <LCD_Display_Dir+0x178>
|
||
if(lcddev.id==0X6804||lcddev.id==0X5310)
|
||
80025f2: bf00 nop
|
||
}
|
||
}
|
||
LCD_Scan_Dir(DFT_SCAN_DIR); //Ĭ��ɨ�跽��
|
||
80025f4: 2000 movs r0, #0
|
||
80025f6: f7ff fdd3 bl 80021a0 <LCD_Scan_Dir>
|
||
}
|
||
80025fa: bf00 nop
|
||
80025fc: 3708 adds r7, #8
|
||
80025fe: 46bd mov sp, r7
|
||
8002600: bd80 pop {r7, pc}
|
||
8002602: bf00 nop
|
||
8002604: 20000254 .word 0x20000254
|
||
|
||
08002608 <LCDx_Init>:
|
||
|
||
//��ʼ��lcd
|
||
//�ó�ʼ���������Գ�ʼ������Һ��!
|
||
void LCDx_Init(void)
|
||
{
|
||
8002608: b580 push {r7, lr}
|
||
800260a: af00 add r7, sp, #0
|
||
|
||
|
||
HAL_Delay(50); // delay 50 ms
|
||
800260c: 2032 movs r0, #50 ; 0x32
|
||
800260e: f7fe fdbf bl 8001190 <HAL_Delay>
|
||
LCD_WriteReg(0x0000,0x0001);
|
||
8002612: 2101 movs r1, #1
|
||
8002614: 2000 movs r0, #0
|
||
8002616: f7ff fd99 bl 800214c <LCD_WriteReg>
|
||
HAL_Delay(50); // delay 50 ms
|
||
800261a: 2032 movs r0, #50 ; 0x32
|
||
800261c: f7fe fdb8 bl 8001190 <HAL_Delay>
|
||
lcddev.id = LCD_ReadReg(0x0000);
|
||
8002620: 2000 movs r0, #0
|
||
8002622: f7ff fda9 bl 8002178 <LCD_ReadReg>
|
||
8002626: 4603 mov r3, r0
|
||
8002628: 461a mov r2, r3
|
||
800262a: 4b70 ldr r3, [pc, #448] ; (80027ec <LCDx_Init+0x1e4>)
|
||
800262c: 809a strh r2, [r3, #4]
|
||
|
||
|
||
LCD_WriteReg(0x00E5,0x78F0);
|
||
800262e: f647 01f0 movw r1, #30960 ; 0x78f0
|
||
8002632: 20e5 movs r0, #229 ; 0xe5
|
||
8002634: f7ff fd8a bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0001,0x0100);
|
||
8002638: f44f 7180 mov.w r1, #256 ; 0x100
|
||
800263c: 2001 movs r0, #1
|
||
800263e: f7ff fd85 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0002,0x0700);
|
||
8002642: f44f 61e0 mov.w r1, #1792 ; 0x700
|
||
8002646: 2002 movs r0, #2
|
||
8002648: f7ff fd80 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0003,0x1030);
|
||
800264c: f241 0130 movw r1, #4144 ; 0x1030
|
||
8002650: 2003 movs r0, #3
|
||
8002652: f7ff fd7b bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0004,0x0000);
|
||
8002656: 2100 movs r1, #0
|
||
8002658: 2004 movs r0, #4
|
||
800265a: f7ff fd77 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0008,0x0202);
|
||
800265e: f240 2102 movw r1, #514 ; 0x202
|
||
8002662: 2008 movs r0, #8
|
||
8002664: f7ff fd72 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0009,0x0000);
|
||
8002668: 2100 movs r1, #0
|
||
800266a: 2009 movs r0, #9
|
||
800266c: f7ff fd6e bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x000A,0x0000);
|
||
8002670: 2100 movs r1, #0
|
||
8002672: 200a movs r0, #10
|
||
8002674: f7ff fd6a bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x000C,0x0000);
|
||
8002678: 2100 movs r1, #0
|
||
800267a: 200c movs r0, #12
|
||
800267c: f7ff fd66 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x000D,0x0000);
|
||
8002680: 2100 movs r1, #0
|
||
8002682: 200d movs r0, #13
|
||
8002684: f7ff fd62 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x000F,0x0000);
|
||
8002688: 2100 movs r1, #0
|
||
800268a: 200f movs r0, #15
|
||
800268c: f7ff fd5e bl 800214c <LCD_WriteReg>
|
||
//power on sequence VGHVGL
|
||
LCD_WriteReg(0x0010,0x0000);
|
||
8002690: 2100 movs r1, #0
|
||
8002692: 2010 movs r0, #16
|
||
8002694: f7ff fd5a bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0011,0x0007);
|
||
8002698: 2107 movs r1, #7
|
||
800269a: 2011 movs r0, #17
|
||
800269c: f7ff fd56 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0012,0x0000);
|
||
80026a0: 2100 movs r1, #0
|
||
80026a2: 2012 movs r0, #18
|
||
80026a4: f7ff fd52 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0013,0x0000);
|
||
80026a8: 2100 movs r1, #0
|
||
80026aa: 2013 movs r0, #19
|
||
80026ac: f7ff fd4e bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0007,0x0000);
|
||
80026b0: 2100 movs r1, #0
|
||
80026b2: 2007 movs r0, #7
|
||
80026b4: f7ff fd4a bl 800214c <LCD_WriteReg>
|
||
//vgh
|
||
LCD_WriteReg(0x0010,0x1690);
|
||
80026b8: f241 6190 movw r1, #5776 ; 0x1690
|
||
80026bc: 2010 movs r0, #16
|
||
80026be: f7ff fd45 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0011,0x0227);
|
||
80026c2: f240 2127 movw r1, #551 ; 0x227
|
||
80026c6: 2011 movs r0, #17
|
||
80026c8: f7ff fd40 bl 800214c <LCD_WriteReg>
|
||
//delayms(100);
|
||
//vregiout
|
||
LCD_WriteReg(0x0012,0x009D); //0x001b
|
||
80026cc: 219d movs r1, #157 ; 0x9d
|
||
80026ce: 2012 movs r0, #18
|
||
80026d0: f7ff fd3c bl 800214c <LCD_WriteReg>
|
||
//delayms(100);
|
||
//vom amplitude
|
||
LCD_WriteReg(0x0013,0x1900);
|
||
80026d4: f44f 51c8 mov.w r1, #6400 ; 0x1900
|
||
80026d8: 2013 movs r0, #19
|
||
80026da: f7ff fd37 bl 800214c <LCD_WriteReg>
|
||
//delayms(100);
|
||
//vom H
|
||
LCD_WriteReg(0x0029,0x0025);
|
||
80026de: 2125 movs r1, #37 ; 0x25
|
||
80026e0: 2029 movs r0, #41 ; 0x29
|
||
80026e2: f7ff fd33 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x002B,0x000D);
|
||
80026e6: 210d movs r1, #13
|
||
80026e8: 202b movs r0, #43 ; 0x2b
|
||
80026ea: f7ff fd2f bl 800214c <LCD_WriteReg>
|
||
//gamma
|
||
LCD_WriteReg(0x0030,0x0007);
|
||
80026ee: 2107 movs r1, #7
|
||
80026f0: 2030 movs r0, #48 ; 0x30
|
||
80026f2: f7ff fd2b bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0031,0x0303);
|
||
80026f6: f240 3103 movw r1, #771 ; 0x303
|
||
80026fa: 2031 movs r0, #49 ; 0x31
|
||
80026fc: f7ff fd26 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0032,0x0003);// 0006
|
||
8002700: 2103 movs r1, #3
|
||
8002702: 2032 movs r0, #50 ; 0x32
|
||
8002704: f7ff fd22 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0035,0x0206);
|
||
8002708: f240 2106 movw r1, #518 ; 0x206
|
||
800270c: 2035 movs r0, #53 ; 0x35
|
||
800270e: f7ff fd1d bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0036,0x0008);
|
||
8002712: 2108 movs r1, #8
|
||
8002714: 2036 movs r0, #54 ; 0x36
|
||
8002716: f7ff fd19 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0037,0x0406);
|
||
800271a: f240 4106 movw r1, #1030 ; 0x406
|
||
800271e: 2037 movs r0, #55 ; 0x37
|
||
8002720: f7ff fd14 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0038,0x0304);//0200
|
||
8002724: f44f 7141 mov.w r1, #772 ; 0x304
|
||
8002728: 2038 movs r0, #56 ; 0x38
|
||
800272a: f7ff fd0f bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0039,0x0007);
|
||
800272e: 2107 movs r1, #7
|
||
8002730: 2039 movs r0, #57 ; 0x39
|
||
8002732: f7ff fd0b bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x003C,0x0602);// 0504
|
||
8002736: f240 6102 movw r1, #1538 ; 0x602
|
||
800273a: 203c movs r0, #60 ; 0x3c
|
||
800273c: f7ff fd06 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x003D,0x0008);
|
||
8002740: 2108 movs r1, #8
|
||
8002742: 203d movs r0, #61 ; 0x3d
|
||
8002744: f7ff fd02 bl 800214c <LCD_WriteReg>
|
||
//ram
|
||
LCD_WriteReg(0x0050,0x0000);
|
||
8002748: 2100 movs r1, #0
|
||
800274a: 2050 movs r0, #80 ; 0x50
|
||
800274c: f7ff fcfe bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0051,0x00EF);
|
||
8002750: 21ef movs r1, #239 ; 0xef
|
||
8002752: 2051 movs r0, #81 ; 0x51
|
||
8002754: f7ff fcfa bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0052,0x0000);
|
||
8002758: 2100 movs r1, #0
|
||
800275a: 2052 movs r0, #82 ; 0x52
|
||
800275c: f7ff fcf6 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0053,0x013F);
|
||
8002760: f240 113f movw r1, #319 ; 0x13f
|
||
8002764: 2053 movs r0, #83 ; 0x53
|
||
8002766: f7ff fcf1 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0060,0xA700);
|
||
800276a: f44f 4127 mov.w r1, #42752 ; 0xa700
|
||
800276e: 2060 movs r0, #96 ; 0x60
|
||
8002770: f7ff fcec bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0061,0x0001);
|
||
8002774: 2101 movs r1, #1
|
||
8002776: 2061 movs r0, #97 ; 0x61
|
||
8002778: f7ff fce8 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x006A,0x0000);
|
||
800277c: 2100 movs r1, #0
|
||
800277e: 206a movs r0, #106 ; 0x6a
|
||
8002780: f7ff fce4 bl 800214c <LCD_WriteReg>
|
||
//
|
||
LCD_WriteReg(0x0080,0x0000);
|
||
8002784: 2100 movs r1, #0
|
||
8002786: 2080 movs r0, #128 ; 0x80
|
||
8002788: f7ff fce0 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0081,0x0000);
|
||
800278c: 2100 movs r1, #0
|
||
800278e: 2081 movs r0, #129 ; 0x81
|
||
8002790: f7ff fcdc bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0082,0x0000);
|
||
8002794: 2100 movs r1, #0
|
||
8002796: 2082 movs r0, #130 ; 0x82
|
||
8002798: f7ff fcd8 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0083,0x0000);
|
||
800279c: 2100 movs r1, #0
|
||
800279e: 2083 movs r0, #131 ; 0x83
|
||
80027a0: f7ff fcd4 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0084,0x0000);
|
||
80027a4: 2100 movs r1, #0
|
||
80027a6: 2084 movs r0, #132 ; 0x84
|
||
80027a8: f7ff fcd0 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0085,0x0000);
|
||
80027ac: 2100 movs r1, #0
|
||
80027ae: 2085 movs r0, #133 ; 0x85
|
||
80027b0: f7ff fccc bl 800214c <LCD_WriteReg>
|
||
//
|
||
LCD_WriteReg(0x0090,0x0010);
|
||
80027b4: 2110 movs r1, #16
|
||
80027b6: 2090 movs r0, #144 ; 0x90
|
||
80027b8: f7ff fcc8 bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x0092,0x0600);
|
||
80027bc: f44f 61c0 mov.w r1, #1536 ; 0x600
|
||
80027c0: 2092 movs r0, #146 ; 0x92
|
||
80027c2: f7ff fcc3 bl 800214c <LCD_WriteReg>
|
||
|
||
LCD_WriteReg(0x0007,0x0133);
|
||
80027c6: f240 1133 movw r1, #307 ; 0x133
|
||
80027ca: 2007 movs r0, #7
|
||
80027cc: f7ff fcbe bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(0x00,0x0022);//
|
||
80027d0: 2122 movs r1, #34 ; 0x22
|
||
80027d2: 2000 movs r0, #0
|
||
80027d4: f7ff fcba bl 800214c <LCD_WriteReg>
|
||
|
||
|
||
LCD_Display_Dir(1); //Ĭ��Ϊh��
|
||
80027d8: 2001 movs r0, #1
|
||
80027da: f7ff fe4f bl 800247c <LCD_Display_Dir>
|
||
|
||
LCD_BL(0);
|
||
80027de: 2200 movs r2, #0
|
||
80027e0: 2101 movs r1, #1
|
||
80027e2: 4803 ldr r0, [pc, #12] ; (80027f0 <LCDx_Init+0x1e8>)
|
||
80027e4: f7fe ff70 bl 80016c8 <HAL_GPIO_WritePin>
|
||
|
||
}
|
||
80027e8: bf00 nop
|
||
80027ea: bd80 pop {r7, pc}
|
||
80027ec: 20000254 .word 0x20000254
|
||
80027f0: 40010c00 .word 0x40010c00
|
||
|
||
080027f4 <LCD_SetCursor>:
|
||
//***********************************************************���� ���� ʲô��
|
||
//���ù���λ��
|
||
//Xpos:������
|
||
//Ypos:������
|
||
void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)
|
||
{
|
||
80027f4: b580 push {r7, lr}
|
||
80027f6: b082 sub sp, #8
|
||
80027f8: af00 add r7, sp, #0
|
||
80027fa: 4603 mov r3, r0
|
||
80027fc: 460a mov r2, r1
|
||
80027fe: 80fb strh r3, [r7, #6]
|
||
8002800: 4613 mov r3, r2
|
||
8002802: 80bb strh r3, [r7, #4]
|
||
if(lcddev.id==0X9341||lcddev.id==0X5310)
|
||
8002804: 4b42 ldr r3, [pc, #264] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
8002806: 889b ldrh r3, [r3, #4]
|
||
8002808: f249 3241 movw r2, #37697 ; 0x9341
|
||
800280c: 4293 cmp r3, r2
|
||
800280e: d005 beq.n 800281c <LCD_SetCursor+0x28>
|
||
8002810: 4b3f ldr r3, [pc, #252] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
8002812: 889b ldrh r3, [r3, #4]
|
||
8002814: f245 3210 movw r2, #21264 ; 0x5310
|
||
8002818: 4293 cmp r3, r2
|
||
800281a: d124 bne.n 8002866 <LCD_SetCursor+0x72>
|
||
{
|
||
LCD_WR_REG(lcddev.setxcmd);
|
||
800281c: 4b3c ldr r3, [pc, #240] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
800281e: 7a1b ldrb r3, [r3, #8]
|
||
8002820: b29b uxth r3, r3
|
||
8002822: 4618 mov r0, r3
|
||
8002824: f7ff fc74 bl 8002110 <LCD_WR_REG>
|
||
LCD_WR_DATA(Xpos>>8);
|
||
8002828: 88fb ldrh r3, [r7, #6]
|
||
800282a: 0a1b lsrs r3, r3, #8
|
||
800282c: b29b uxth r3, r3
|
||
800282e: 4618 mov r0, r3
|
||
8002830: f7ff fc7c bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_DATA(Xpos&0XFF);
|
||
8002834: 88fb ldrh r3, [r7, #6]
|
||
8002836: b2db uxtb r3, r3
|
||
8002838: b29b uxth r3, r3
|
||
800283a: 4618 mov r0, r3
|
||
800283c: f7ff fc76 bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_REG(lcddev.setycmd);
|
||
8002840: 4b33 ldr r3, [pc, #204] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
8002842: 7a5b ldrb r3, [r3, #9]
|
||
8002844: b29b uxth r3, r3
|
||
8002846: 4618 mov r0, r3
|
||
8002848: f7ff fc62 bl 8002110 <LCD_WR_REG>
|
||
LCD_WR_DATA(Ypos>>8);
|
||
800284c: 88bb ldrh r3, [r7, #4]
|
||
800284e: 0a1b lsrs r3, r3, #8
|
||
8002850: b29b uxth r3, r3
|
||
8002852: 4618 mov r0, r3
|
||
8002854: f7ff fc6a bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_DATA(Ypos&0XFF);
|
||
8002858: 88bb ldrh r3, [r7, #4]
|
||
800285a: b2db uxtb r3, r3
|
||
800285c: b29b uxth r3, r3
|
||
800285e: 4618 mov r0, r3
|
||
8002860: f7ff fc64 bl 800212c <LCD_WR_DATA>
|
||
{
|
||
if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//������ʵ���ǵ�תx,y����
|
||
LCD_WriteReg(lcddev.setxcmd, Xpos);
|
||
LCD_WriteReg(lcddev.setycmd, Ypos);
|
||
}
|
||
}
|
||
8002864: e050 b.n 8002908 <LCD_SetCursor+0x114>
|
||
}else if(lcddev.id==0X6804)
|
||
8002866: 4b2a ldr r3, [pc, #168] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
8002868: 889b ldrh r3, [r3, #4]
|
||
800286a: f646 0204 movw r2, #26628 ; 0x6804
|
||
800286e: 4293 cmp r3, r2
|
||
8002870: d12f bne.n 80028d2 <LCD_SetCursor+0xde>
|
||
if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//����ʱ����
|
||
8002872: 4b27 ldr r3, [pc, #156] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
8002874: 799b ldrb r3, [r3, #6]
|
||
8002876: 2b01 cmp r3, #1
|
||
8002878: d106 bne.n 8002888 <LCD_SetCursor+0x94>
|
||
800287a: 4b25 ldr r3, [pc, #148] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
800287c: 881a ldrh r2, [r3, #0]
|
||
800287e: 88fb ldrh r3, [r7, #6]
|
||
8002880: 1ad3 subs r3, r2, r3
|
||
8002882: b29b uxth r3, r3
|
||
8002884: 3b01 subs r3, #1
|
||
8002886: 80fb strh r3, [r7, #6]
|
||
LCD_WR_REG(lcddev.setxcmd);
|
||
8002888: 4b21 ldr r3, [pc, #132] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
800288a: 7a1b ldrb r3, [r3, #8]
|
||
800288c: b29b uxth r3, r3
|
||
800288e: 4618 mov r0, r3
|
||
8002890: f7ff fc3e bl 8002110 <LCD_WR_REG>
|
||
LCD_WR_DATA(Xpos>>8);
|
||
8002894: 88fb ldrh r3, [r7, #6]
|
||
8002896: 0a1b lsrs r3, r3, #8
|
||
8002898: b29b uxth r3, r3
|
||
800289a: 4618 mov r0, r3
|
||
800289c: f7ff fc46 bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_DATA(Xpos&0XFF);
|
||
80028a0: 88fb ldrh r3, [r7, #6]
|
||
80028a2: b2db uxtb r3, r3
|
||
80028a4: b29b uxth r3, r3
|
||
80028a6: 4618 mov r0, r3
|
||
80028a8: f7ff fc40 bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_REG(lcddev.setycmd);
|
||
80028ac: 4b18 ldr r3, [pc, #96] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
80028ae: 7a5b ldrb r3, [r3, #9]
|
||
80028b0: b29b uxth r3, r3
|
||
80028b2: 4618 mov r0, r3
|
||
80028b4: f7ff fc2c bl 8002110 <LCD_WR_REG>
|
||
LCD_WR_DATA(Ypos>>8);
|
||
80028b8: 88bb ldrh r3, [r7, #4]
|
||
80028ba: 0a1b lsrs r3, r3, #8
|
||
80028bc: b29b uxth r3, r3
|
||
80028be: 4618 mov r0, r3
|
||
80028c0: f7ff fc34 bl 800212c <LCD_WR_DATA>
|
||
LCD_WR_DATA(Ypos&0XFF);
|
||
80028c4: 88bb ldrh r3, [r7, #4]
|
||
80028c6: b2db uxtb r3, r3
|
||
80028c8: b29b uxth r3, r3
|
||
80028ca: 4618 mov r0, r3
|
||
80028cc: f7ff fc2e bl 800212c <LCD_WR_DATA>
|
||
}
|
||
80028d0: e01a b.n 8002908 <LCD_SetCursor+0x114>
|
||
if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//������ʵ���ǵ�תx,y����
|
||
80028d2: 4b0f ldr r3, [pc, #60] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
80028d4: 799b ldrb r3, [r3, #6]
|
||
80028d6: 2b01 cmp r3, #1
|
||
80028d8: d106 bne.n 80028e8 <LCD_SetCursor+0xf4>
|
||
80028da: 4b0d ldr r3, [pc, #52] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
80028dc: 881a ldrh r2, [r3, #0]
|
||
80028de: 88fb ldrh r3, [r7, #6]
|
||
80028e0: 1ad3 subs r3, r2, r3
|
||
80028e2: b29b uxth r3, r3
|
||
80028e4: 3b01 subs r3, #1
|
||
80028e6: 80fb strh r3, [r7, #6]
|
||
LCD_WriteReg(lcddev.setxcmd, Xpos);
|
||
80028e8: 4b09 ldr r3, [pc, #36] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
80028ea: 7a1b ldrb r3, [r3, #8]
|
||
80028ec: b29b uxth r3, r3
|
||
80028ee: 88fa ldrh r2, [r7, #6]
|
||
80028f0: 4611 mov r1, r2
|
||
80028f2: 4618 mov r0, r3
|
||
80028f4: f7ff fc2a bl 800214c <LCD_WriteReg>
|
||
LCD_WriteReg(lcddev.setycmd, Ypos);
|
||
80028f8: 4b05 ldr r3, [pc, #20] ; (8002910 <LCD_SetCursor+0x11c>)
|
||
80028fa: 7a5b ldrb r3, [r3, #9]
|
||
80028fc: b29b uxth r3, r3
|
||
80028fe: 88ba ldrh r2, [r7, #4]
|
||
8002900: 4611 mov r1, r2
|
||
8002902: 4618 mov r0, r3
|
||
8002904: f7ff fc22 bl 800214c <LCD_WriteReg>
|
||
}
|
||
8002908: bf00 nop
|
||
800290a: 3708 adds r7, #8
|
||
800290c: 46bd mov sp, r7
|
||
800290e: bd80 pop {r7, pc}
|
||
8002910: 20000254 .word 0x20000254
|
||
|
||
08002914 <LCD_set_dot>:
|
||
}
|
||
//����
|
||
//x,y:����
|
||
//POINT_COLOR:�˵�����ɫ
|
||
void LCD_set_dot(uint16_t x,uint16_t y,uint16_t color)
|
||
{
|
||
8002914: b580 push {r7, lr}
|
||
8002916: b082 sub sp, #8
|
||
8002918: af00 add r7, sp, #0
|
||
800291a: 4603 mov r3, r0
|
||
800291c: 80fb strh r3, [r7, #6]
|
||
800291e: 460b mov r3, r1
|
||
8002920: 80bb strh r3, [r7, #4]
|
||
8002922: 4613 mov r3, r2
|
||
8002924: 807b strh r3, [r7, #2]
|
||
LCD_SetCursor(x,y); //���ù���λ��
|
||
8002926: 88ba ldrh r2, [r7, #4]
|
||
8002928: 88fb ldrh r3, [r7, #6]
|
||
800292a: 4611 mov r1, r2
|
||
800292c: 4618 mov r0, r3
|
||
800292e: f7ff ff61 bl 80027f4 <LCD_SetCursor>
|
||
LCD_REG_ADDRESS=lcddev.wramcmd; //��ʼд��GRAM
|
||
8002932: 4b06 ldr r3, [pc, #24] ; (800294c <LCD_set_dot+0x38>)
|
||
8002934: 79da ldrb r2, [r3, #7]
|
||
8002936: f04f 43d8 mov.w r3, #1811939328 ; 0x6c000000
|
||
800293a: b292 uxth r2, r2
|
||
800293c: 801a strh r2, [r3, #0]
|
||
LCD_DATA_ADDRESS=color;
|
||
800293e: 4a04 ldr r2, [pc, #16] ; (8002950 <LCD_set_dot+0x3c>)
|
||
8002940: 887b ldrh r3, [r7, #2]
|
||
8002942: 8013 strh r3, [r2, #0]
|
||
}
|
||
8002944: bf00 nop
|
||
8002946: 3708 adds r7, #8
|
||
8002948: 46bd mov sp, r7
|
||
800294a: bd80 pop {r7, pc}
|
||
800294c: 20000254 .word 0x20000254
|
||
8002950: 6c000800 .word 0x6c000800
|
||
|
||
08002954 <LCD_ShowChar>:
|
||
//num:Ҫ��ʾ���ַ�:" "--->"~"
|
||
//size:������С 12/16
|
||
//mode:���ӷ�ʽ(1)���Ƿǵ��ӷ�ʽ(0)
|
||
|
||
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint16_t bg,uint16_t color)
|
||
{
|
||
8002954: b590 push {r4, r7, lr}
|
||
8002956: b085 sub sp, #20
|
||
8002958: af00 add r7, sp, #0
|
||
800295a: 4604 mov r4, r0
|
||
800295c: 4608 mov r0, r1
|
||
800295e: 4611 mov r1, r2
|
||
8002960: 461a mov r2, r3
|
||
8002962: 4623 mov r3, r4
|
||
8002964: 80fb strh r3, [r7, #6]
|
||
8002966: 4603 mov r3, r0
|
||
8002968: 80bb strh r3, [r7, #4]
|
||
800296a: 460b mov r3, r1
|
||
800296c: 70fb strb r3, [r7, #3]
|
||
800296e: 4613 mov r3, r2
|
||
8002970: 70bb strb r3, [r7, #2]
|
||
uint8_t temp,t1,t;
|
||
uint16_t y0=y;
|
||
8002972: 88bb ldrh r3, [r7, #4]
|
||
8002974: 817b strh r3, [r7, #10]
|
||
|
||
//����
|
||
num=num-' ';//�õ�ƫ�ƺ���ֵ
|
||
8002976: 78fb ldrb r3, [r7, #3]
|
||
8002978: 3b20 subs r3, #32
|
||
800297a: 70fb strb r3, [r7, #3]
|
||
|
||
for(t=0;t<size;t++)
|
||
800297c: 2300 movs r3, #0
|
||
800297e: 737b strb r3, [r7, #13]
|
||
8002980: e055 b.n 8002a2e <LCD_ShowChar+0xda>
|
||
{
|
||
if(size==12){temp=asc2_1206[num][t];} //����1206����
|
||
8002982: 78bb ldrb r3, [r7, #2]
|
||
8002984: 2b0c cmp r3, #12
|
||
8002986: d10b bne.n 80029a0 <LCD_ShowChar+0x4c>
|
||
8002988: 78fa ldrb r2, [r7, #3]
|
||
800298a: 7b79 ldrb r1, [r7, #13]
|
||
800298c: 482c ldr r0, [pc, #176] ; (8002a40 <LCD_ShowChar+0xec>)
|
||
800298e: 4613 mov r3, r2
|
||
8002990: 005b lsls r3, r3, #1
|
||
8002992: 4413 add r3, r2
|
||
8002994: 009b lsls r3, r3, #2
|
||
8002996: 4403 add r3, r0
|
||
8002998: 440b add r3, r1
|
||
800299a: 781b ldrb r3, [r3, #0]
|
||
800299c: 73fb strb r3, [r7, #15]
|
||
800299e: e007 b.n 80029b0 <LCD_ShowChar+0x5c>
|
||
else{ temp=asc2_1608[num][t]; } //����1608����
|
||
80029a0: 78fa ldrb r2, [r7, #3]
|
||
80029a2: 7b7b ldrb r3, [r7, #13]
|
||
80029a4: 4927 ldr r1, [pc, #156] ; (8002a44 <LCD_ShowChar+0xf0>)
|
||
80029a6: 0112 lsls r2, r2, #4
|
||
80029a8: 440a add r2, r1
|
||
80029aa: 4413 add r3, r2
|
||
80029ac: 781b ldrb r3, [r3, #0]
|
||
80029ae: 73fb strb r3, [r7, #15]
|
||
for(t1=0;t1<8;t1++)
|
||
80029b0: 2300 movs r3, #0
|
||
80029b2: 73bb strb r3, [r7, #14]
|
||
80029b4: e033 b.n 8002a1e <LCD_ShowChar+0xca>
|
||
{
|
||
if(temp&0x80){LCD_set_dot(x,y,color);}else{if(bg!=color){LCD_set_dot(x,y,bg);}}
|
||
80029b6: f997 300f ldrsb.w r3, [r7, #15]
|
||
80029ba: 2b00 cmp r3, #0
|
||
80029bc: da06 bge.n 80029cc <LCD_ShowChar+0x78>
|
||
80029be: 8cba ldrh r2, [r7, #36] ; 0x24
|
||
80029c0: 88b9 ldrh r1, [r7, #4]
|
||
80029c2: 88fb ldrh r3, [r7, #6]
|
||
80029c4: 4618 mov r0, r3
|
||
80029c6: f7ff ffa5 bl 8002914 <LCD_set_dot>
|
||
80029ca: e009 b.n 80029e0 <LCD_ShowChar+0x8c>
|
||
80029cc: 8c3a ldrh r2, [r7, #32]
|
||
80029ce: 8cbb ldrh r3, [r7, #36] ; 0x24
|
||
80029d0: 429a cmp r2, r3
|
||
80029d2: d005 beq.n 80029e0 <LCD_ShowChar+0x8c>
|
||
80029d4: 8c3a ldrh r2, [r7, #32]
|
||
80029d6: 88b9 ldrh r1, [r7, #4]
|
||
80029d8: 88fb ldrh r3, [r7, #6]
|
||
80029da: 4618 mov r0, r3
|
||
80029dc: f7ff ff9a bl 8002914 <LCD_set_dot>
|
||
temp<<=1;
|
||
80029e0: 7bfb ldrb r3, [r7, #15]
|
||
80029e2: 005b lsls r3, r3, #1
|
||
80029e4: 73fb strb r3, [r7, #15]
|
||
y++;
|
||
80029e6: 88bb ldrh r3, [r7, #4]
|
||
80029e8: 3301 adds r3, #1
|
||
80029ea: 80bb strh r3, [r7, #4]
|
||
if(x>=lcddev.width){return;}//��������
|
||
80029ec: 4b16 ldr r3, [pc, #88] ; (8002a48 <LCD_ShowChar+0xf4>)
|
||
80029ee: 881b ldrh r3, [r3, #0]
|
||
80029f0: 88fa ldrh r2, [r7, #6]
|
||
80029f2: 429a cmp r2, r3
|
||
80029f4: d220 bcs.n 8002a38 <LCD_ShowChar+0xe4>
|
||
if((y-y0)==size)
|
||
80029f6: 88ba ldrh r2, [r7, #4]
|
||
80029f8: 897b ldrh r3, [r7, #10]
|
||
80029fa: 1ad2 subs r2, r2, r3
|
||
80029fc: 78bb ldrb r3, [r7, #2]
|
||
80029fe: 429a cmp r2, r3
|
||
8002a00: d10a bne.n 8002a18 <LCD_ShowChar+0xc4>
|
||
{
|
||
y=y0;
|
||
8002a02: 897b ldrh r3, [r7, #10]
|
||
8002a04: 80bb strh r3, [r7, #4]
|
||
x++;
|
||
8002a06: 88fb ldrh r3, [r7, #6]
|
||
8002a08: 3301 adds r3, #1
|
||
8002a0a: 80fb strh r3, [r7, #6]
|
||
if(x>=lcddev.width){return;}//��������
|
||
8002a0c: 4b0e ldr r3, [pc, #56] ; (8002a48 <LCD_ShowChar+0xf4>)
|
||
8002a0e: 881b ldrh r3, [r3, #0]
|
||
8002a10: 88fa ldrh r2, [r7, #6]
|
||
8002a12: 429a cmp r2, r3
|
||
8002a14: d307 bcc.n 8002a26 <LCD_ShowChar+0xd2>
|
||
8002a16: e010 b.n 8002a3a <LCD_ShowChar+0xe6>
|
||
for(t1=0;t1<8;t1++)
|
||
8002a18: 7bbb ldrb r3, [r7, #14]
|
||
8002a1a: 3301 adds r3, #1
|
||
8002a1c: 73bb strb r3, [r7, #14]
|
||
8002a1e: 7bbb ldrb r3, [r7, #14]
|
||
8002a20: 2b07 cmp r3, #7
|
||
8002a22: d9c8 bls.n 80029b6 <LCD_ShowChar+0x62>
|
||
8002a24: e000 b.n 8002a28 <LCD_ShowChar+0xd4>
|
||
break;
|
||
8002a26: bf00 nop
|
||
for(t=0;t<size;t++)
|
||
8002a28: 7b7b ldrb r3, [r7, #13]
|
||
8002a2a: 3301 adds r3, #1
|
||
8002a2c: 737b strb r3, [r7, #13]
|
||
8002a2e: 7b7a ldrb r2, [r7, #13]
|
||
8002a30: 78bb ldrb r3, [r7, #2]
|
||
8002a32: 429a cmp r2, r3
|
||
8002a34: d3a5 bcc.n 8002982 <LCD_ShowChar+0x2e>
|
||
8002a36: e000 b.n 8002a3a <LCD_ShowChar+0xe6>
|
||
if(x>=lcddev.width){return;}//��������
|
||
8002a38: bf00 nop
|
||
}
|
||
}
|
||
|
||
|
||
|
||
}
|
||
8002a3a: 3714 adds r7, #20
|
||
8002a3c: 46bd mov sp, r7
|
||
8002a3e: bd90 pop {r4, r7, pc}
|
||
8002a40: 080058b8 .word 0x080058b8
|
||
8002a44: 08005d2c .word 0x08005d2c
|
||
8002a48: 20000254 .word 0x20000254
|
||
|
||
08002a4c <LCD_ShowString>:
|
||
//width,height:������С
|
||
//size:������С
|
||
//*p:�ַ�����ʼ��ַ
|
||
|
||
void LCD_ShowString(uint16_t x,uint16_t y,uint8_t *p,uint8_t size,uint16_t bg,uint16_t color)
|
||
{
|
||
8002a4c: b590 push {r4, r7, lr}
|
||
8002a4e: b087 sub sp, #28
|
||
8002a50: af02 add r7, sp, #8
|
||
8002a52: 60ba str r2, [r7, #8]
|
||
8002a54: 461a mov r2, r3
|
||
8002a56: 4603 mov r3, r0
|
||
8002a58: 81fb strh r3, [r7, #14]
|
||
8002a5a: 460b mov r3, r1
|
||
8002a5c: 81bb strh r3, [r7, #12]
|
||
8002a5e: 4613 mov r3, r2
|
||
8002a60: 71fb strb r3, [r7, #7]
|
||
while(*p!='\0')
|
||
8002a62: e026 b.n 8002ab2 <LCD_ShowString+0x66>
|
||
{
|
||
|
||
if(x>=lcddev.width||*p=='\n')
|
||
8002a64: 4b17 ldr r3, [pc, #92] ; (8002ac4 <LCD_ShowString+0x78>)
|
||
8002a66: 881b ldrh r3, [r3, #0]
|
||
8002a68: 89fa ldrh r2, [r7, #14]
|
||
8002a6a: 429a cmp r2, r3
|
||
8002a6c: d203 bcs.n 8002a76 <LCD_ShowString+0x2a>
|
||
8002a6e: 68bb ldr r3, [r7, #8]
|
||
8002a70: 781b ldrb r3, [r3, #0]
|
||
8002a72: 2b0a cmp r3, #10
|
||
8002a74: d107 bne.n 8002a86 <LCD_ShowString+0x3a>
|
||
{
|
||
x=0;
|
||
8002a76: 2300 movs r3, #0
|
||
8002a78: 81fb strh r3, [r7, #14]
|
||
y+=size;
|
||
8002a7a: 79fb ldrb r3, [r7, #7]
|
||
8002a7c: b29a uxth r2, r3
|
||
8002a7e: 89bb ldrh r3, [r7, #12]
|
||
8002a80: 4413 add r3, r2
|
||
8002a82: 81bb strh r3, [r7, #12]
|
||
8002a84: e012 b.n 8002aac <LCD_ShowString+0x60>
|
||
}else
|
||
{
|
||
LCD_ShowChar(x,y,*p,size,bg,color);
|
||
8002a86: 68bb ldr r3, [r7, #8]
|
||
8002a88: 781a ldrb r2, [r3, #0]
|
||
8002a8a: 79fc ldrb r4, [r7, #7]
|
||
8002a8c: 89b9 ldrh r1, [r7, #12]
|
||
8002a8e: 89f8 ldrh r0, [r7, #14]
|
||
8002a90: 8cbb ldrh r3, [r7, #36] ; 0x24
|
||
8002a92: 9301 str r3, [sp, #4]
|
||
8002a94: 8c3b ldrh r3, [r7, #32]
|
||
8002a96: 9300 str r3, [sp, #0]
|
||
8002a98: 4623 mov r3, r4
|
||
8002a9a: f7ff ff5b bl 8002954 <LCD_ShowChar>
|
||
x+=(size/2);
|
||
8002a9e: 79fb ldrb r3, [r7, #7]
|
||
8002aa0: 085b lsrs r3, r3, #1
|
||
8002aa2: b2db uxtb r3, r3
|
||
8002aa4: b29a uxth r2, r3
|
||
8002aa6: 89fb ldrh r3, [r7, #14]
|
||
8002aa8: 4413 add r3, r2
|
||
8002aaa: 81fb strh r3, [r7, #14]
|
||
}
|
||
p++;
|
||
8002aac: 68bb ldr r3, [r7, #8]
|
||
8002aae: 3301 adds r3, #1
|
||
8002ab0: 60bb str r3, [r7, #8]
|
||
while(*p!='\0')
|
||
8002ab2: 68bb ldr r3, [r7, #8]
|
||
8002ab4: 781b ldrb r3, [r3, #0]
|
||
8002ab6: 2b00 cmp r3, #0
|
||
8002ab8: d1d4 bne.n 8002a64 <LCD_ShowString+0x18>
|
||
|
||
}
|
||
}
|
||
8002aba: bf00 nop
|
||
8002abc: bf00 nop
|
||
8002abe: 3714 adds r7, #20
|
||
8002ac0: 46bd mov sp, r7
|
||
8002ac2: bd90 pop {r4, r7, pc}
|
||
8002ac4: 20000254 .word 0x20000254
|
||
|
||
08002ac8 <main_app>:
|
||
*/
|
||
#include "LCD.h"
|
||
#include "windows.h"
|
||
|
||
void main_app()
|
||
{
|
||
8002ac8: b580 push {r7, lr}
|
||
8002aca: b086 sub sp, #24
|
||
8002acc: af04 add r7, sp, #16
|
||
LCDx_Init();
|
||
8002ace: f7ff fd9b bl 8002608 <LCDx_Init>
|
||
|
||
UI *ui=UI_Init(BLACK);
|
||
8002ad2: 2000 movs r0, #0
|
||
8002ad4: f000 f876 bl 8002bc4 <UI_Init>
|
||
8002ad8: 6078 str r0, [r7, #4]
|
||
|
||
New_Window(ui,10,10,100,100,WHITE,"WHITE");
|
||
8002ada: 4b21 ldr r3, [pc, #132] ; (8002b60 <main_app+0x98>)
|
||
8002adc: 9302 str r3, [sp, #8]
|
||
8002ade: f64f 73ff movw r3, #65535 ; 0xffff
|
||
8002ae2: 9301 str r3, [sp, #4]
|
||
8002ae4: 2364 movs r3, #100 ; 0x64
|
||
8002ae6: 9300 str r3, [sp, #0]
|
||
8002ae8: 2364 movs r3, #100 ; 0x64
|
||
8002aea: 220a movs r2, #10
|
||
8002aec: 210a movs r1, #10
|
||
8002aee: 6878 ldr r0, [r7, #4]
|
||
8002af0: f000 f887 bl 8002c02 <New_Window>
|
||
New_Window(ui,25,30,150,100,GREEN,"GREEN");
|
||
8002af4: 4b1b ldr r3, [pc, #108] ; (8002b64 <main_app+0x9c>)
|
||
8002af6: 9302 str r3, [sp, #8]
|
||
8002af8: f44f 63fc mov.w r3, #2016 ; 0x7e0
|
||
8002afc: 9301 str r3, [sp, #4]
|
||
8002afe: 2364 movs r3, #100 ; 0x64
|
||
8002b00: 9300 str r3, [sp, #0]
|
||
8002b02: 2396 movs r3, #150 ; 0x96
|
||
8002b04: 221e movs r2, #30
|
||
8002b06: 2119 movs r1, #25
|
||
8002b08: 6878 ldr r0, [r7, #4]
|
||
8002b0a: f000 f87a bl 8002c02 <New_Window>
|
||
New_Window(ui,80,80,60,90,YELLOW,"YELLOW");
|
||
8002b0e: 4b16 ldr r3, [pc, #88] ; (8002b68 <main_app+0xa0>)
|
||
8002b10: 9302 str r3, [sp, #8]
|
||
8002b12: f64f 73e0 movw r3, #65504 ; 0xffe0
|
||
8002b16: 9301 str r3, [sp, #4]
|
||
8002b18: 235a movs r3, #90 ; 0x5a
|
||
8002b1a: 9300 str r3, [sp, #0]
|
||
8002b1c: 233c movs r3, #60 ; 0x3c
|
||
8002b1e: 2250 movs r2, #80 ; 0x50
|
||
8002b20: 2150 movs r1, #80 ; 0x50
|
||
8002b22: 6878 ldr r0, [r7, #4]
|
||
8002b24: f000 f86d bl 8002c02 <New_Window>
|
||
New_Window(ui,120,90,70,60,MAGENTA,"MAGENTA");
|
||
8002b28: 4b10 ldr r3, [pc, #64] ; (8002b6c <main_app+0xa4>)
|
||
8002b2a: 9302 str r3, [sp, #8]
|
||
8002b2c: f64f 031f movw r3, #63519 ; 0xf81f
|
||
8002b30: 9301 str r3, [sp, #4]
|
||
8002b32: 233c movs r3, #60 ; 0x3c
|
||
8002b34: 9300 str r3, [sp, #0]
|
||
8002b36: 2346 movs r3, #70 ; 0x46
|
||
8002b38: 225a movs r2, #90 ; 0x5a
|
||
8002b3a: 2178 movs r1, #120 ; 0x78
|
||
8002b3c: 6878 ldr r0, [r7, #4]
|
||
8002b3e: f000 f860 bl 8002c02 <New_Window>
|
||
|
||
ui->refresh_ui_flag=1;
|
||
8002b42: 687b ldr r3, [r7, #4]
|
||
8002b44: 2201 movs r2, #1
|
||
8002b46: 731a strb r2, [r3, #12]
|
||
|
||
while(1)
|
||
{
|
||
|
||
|
||
if(ui->refresh_ui_flag==1)
|
||
8002b48: 687b ldr r3, [r7, #4]
|
||
8002b4a: 7b1b ldrb r3, [r3, #12]
|
||
8002b4c: 2b01 cmp r3, #1
|
||
8002b4e: d1fb bne.n 8002b48 <main_app+0x80>
|
||
{
|
||
ui->refresh_ui_flag=0;
|
||
8002b50: 687b ldr r3, [r7, #4]
|
||
8002b52: 2200 movs r2, #0
|
||
8002b54: 731a strb r2, [r3, #12]
|
||
Refresh_UI(ui);
|
||
8002b56: 6878 ldr r0, [r7, #4]
|
||
8002b58: f000 f8bc bl 8002cd4 <Refresh_UI>
|
||
if(ui->refresh_ui_flag==1)
|
||
8002b5c: e7f4 b.n 8002b48 <main_app+0x80>
|
||
8002b5e: bf00 nop
|
||
8002b60: 08005888 .word 0x08005888
|
||
8002b64: 08005890 .word 0x08005890
|
||
8002b68: 08005898 .word 0x08005898
|
||
8002b6c: 080058a0 .word 0x080058a0
|
||
|
||
08002b70 <Inteface_SetCursor>:
|
||
*/
|
||
|
||
#include "windows.h"
|
||
|
||
void Inteface_SetCursor(uint16_t Xpos, uint16_t Ypos)
|
||
{
|
||
8002b70: b580 push {r7, lr}
|
||
8002b72: b082 sub sp, #8
|
||
8002b74: af00 add r7, sp, #0
|
||
8002b76: 4603 mov r3, r0
|
||
8002b78: 460a mov r2, r1
|
||
8002b7a: 80fb strh r3, [r7, #6]
|
||
8002b7c: 4613 mov r3, r2
|
||
8002b7e: 80bb strh r3, [r7, #4]
|
||
LCD_SetCursor(Xpos,Ypos); //���ù���λ��
|
||
8002b80: 88ba ldrh r2, [r7, #4]
|
||
8002b82: 88fb ldrh r3, [r7, #6]
|
||
8002b84: 4611 mov r1, r2
|
||
8002b86: 4618 mov r0, r3
|
||
8002b88: f7ff fe34 bl 80027f4 <LCD_SetCursor>
|
||
LCD_REG_ADDRESS=lcddev.wramcmd; //��ʼд��GRAM
|
||
8002b8c: 4b04 ldr r3, [pc, #16] ; (8002ba0 <Inteface_SetCursor+0x30>)
|
||
8002b8e: 79da ldrb r2, [r3, #7]
|
||
8002b90: f04f 43d8 mov.w r3, #1811939328 ; 0x6c000000
|
||
8002b94: b292 uxth r2, r2
|
||
8002b96: 801a strh r2, [r3, #0]
|
||
}
|
||
8002b98: bf00 nop
|
||
8002b9a: 3708 adds r7, #8
|
||
8002b9c: 46bd mov sp, r7
|
||
8002b9e: bd80 pop {r7, pc}
|
||
8002ba0: 20000254 .word 0x20000254
|
||
|
||
08002ba4 <Inteface_SetColor>:
|
||
void Inteface_SetColor(uint16_t color)
|
||
{
|
||
8002ba4: b480 push {r7}
|
||
8002ba6: b083 sub sp, #12
|
||
8002ba8: af00 add r7, sp, #0
|
||
8002baa: 4603 mov r3, r0
|
||
8002bac: 80fb strh r3, [r7, #6]
|
||
LCD_DATA_ADDRESS=color;
|
||
8002bae: 4a04 ldr r2, [pc, #16] ; (8002bc0 <Inteface_SetColor+0x1c>)
|
||
8002bb0: 88fb ldrh r3, [r7, #6]
|
||
8002bb2: 8013 strh r3, [r2, #0]
|
||
}
|
||
8002bb4: bf00 nop
|
||
8002bb6: 370c adds r7, #12
|
||
8002bb8: 46bd mov sp, r7
|
||
8002bba: bc80 pop {r7}
|
||
8002bbc: 4770 bx lr
|
||
8002bbe: bf00 nop
|
||
8002bc0: 6c000800 .word 0x6c000800
|
||
|
||
08002bc4 <UI_Init>:
|
||
|
||
UI *UI_Init(COLOR_16 background)
|
||
{
|
||
8002bc4: b580 push {r7, lr}
|
||
8002bc6: b084 sub sp, #16
|
||
8002bc8: af00 add r7, sp, #0
|
||
8002bca: 6078 str r0, [r7, #4]
|
||
UI *ui;
|
||
ui = (UI*)malloc(sizeof(UI));
|
||
8002bcc: 2010 movs r0, #16
|
||
8002bce: f000 f969 bl 8002ea4 <malloc>
|
||
8002bd2: 4603 mov r3, r0
|
||
8002bd4: 60fb str r3, [r7, #12]
|
||
if(ui!=NULL)
|
||
8002bd6: 68fb ldr r3, [r7, #12]
|
||
8002bd8: 2b00 cmp r3, #0
|
||
8002bda: d00d beq.n 8002bf8 <UI_Init+0x34>
|
||
{
|
||
ui->background=background;
|
||
8002bdc: 68fb ldr r3, [r7, #12]
|
||
8002bde: 687a ldr r2, [r7, #4]
|
||
8002be0: 601a str r2, [r3, #0]
|
||
ui->windows=NULL;
|
||
8002be2: 68fb ldr r3, [r7, #12]
|
||
8002be4: 2200 movs r2, #0
|
||
8002be6: 605a str r2, [r3, #4]
|
||
ui->last_windows=NULL;
|
||
8002be8: 68fb ldr r3, [r7, #12]
|
||
8002bea: 2200 movs r2, #0
|
||
8002bec: 609a str r2, [r3, #8]
|
||
ui->refresh_ui_flag=1;
|
||
8002bee: 68fb ldr r3, [r7, #12]
|
||
8002bf0: 2201 movs r2, #1
|
||
8002bf2: 731a strb r2, [r3, #12]
|
||
ui->touch->acc_y=0;
|
||
|
||
}
|
||
*/
|
||
|
||
return ui;
|
||
8002bf4: 68fb ldr r3, [r7, #12]
|
||
8002bf6: e000 b.n 8002bfa <UI_Init+0x36>
|
||
}
|
||
return NULL;
|
||
8002bf8: 2300 movs r3, #0
|
||
|
||
}
|
||
8002bfa: 4618 mov r0, r3
|
||
8002bfc: 3710 adds r7, #16
|
||
8002bfe: 46bd mov sp, r7
|
||
8002c00: bd80 pop {r7, pc}
|
||
|
||
08002c02 <New_Window>:
|
||
|
||
window *New_Window(UI *ui,uint16_t x,uint16_t y,uint16_t width,uint16_t high,COLOR_16 background,const char *title)
|
||
{
|
||
8002c02: b580 push {r7, lr}
|
||
8002c04: b088 sub sp, #32
|
||
8002c06: af00 add r7, sp, #0
|
||
8002c08: 60f8 str r0, [r7, #12]
|
||
8002c0a: 4608 mov r0, r1
|
||
8002c0c: 4611 mov r1, r2
|
||
8002c0e: 461a mov r2, r3
|
||
8002c10: 4603 mov r3, r0
|
||
8002c12: 817b strh r3, [r7, #10]
|
||
8002c14: 460b mov r3, r1
|
||
8002c16: 813b strh r3, [r7, #8]
|
||
8002c18: 4613 mov r3, r2
|
||
8002c1a: 80fb strh r3, [r7, #6]
|
||
window *temp_window;
|
||
temp_window = (window*)malloc(sizeof(window));
|
||
8002c1c: 201c movs r0, #28
|
||
8002c1e: f000 f941 bl 8002ea4 <malloc>
|
||
8002c22: 4603 mov r3, r0
|
||
8002c24: 617b str r3, [r7, #20]
|
||
if(temp_window!=NULL)
|
||
8002c26: 697b ldr r3, [r7, #20]
|
||
8002c28: 2b00 cmp r3, #0
|
||
8002c2a: d022 beq.n 8002c72 <New_Window+0x70>
|
||
{
|
||
temp_window->background=background;
|
||
8002c2c: 697b ldr r3, [r7, #20]
|
||
8002c2e: 6afa ldr r2, [r7, #44] ; 0x2c
|
||
8002c30: 609a str r2, [r3, #8]
|
||
temp_window->high=high;
|
||
8002c32: 697b ldr r3, [r7, #20]
|
||
8002c34: 8d3a ldrh r2, [r7, #40] ; 0x28
|
||
8002c36: 80da strh r2, [r3, #6]
|
||
temp_window->width=width;
|
||
8002c38: 697b ldr r3, [r7, #20]
|
||
8002c3a: 88fa ldrh r2, [r7, #6]
|
||
8002c3c: 809a strh r2, [r3, #4]
|
||
temp_window->x=x;
|
||
8002c3e: 697b ldr r3, [r7, #20]
|
||
8002c40: 897a ldrh r2, [r7, #10]
|
||
8002c42: 801a strh r2, [r3, #0]
|
||
temp_window->y=y;
|
||
8002c44: 697b ldr r3, [r7, #20]
|
||
8002c46: 893a ldrh r2, [r7, #8]
|
||
8002c48: 805a strh r2, [r3, #2]
|
||
for(int a=0;a<16;a++)
|
||
8002c4a: 2300 movs r3, #0
|
||
8002c4c: 61fb str r3, [r7, #28]
|
||
8002c4e: e00c b.n 8002c6a <New_Window+0x68>
|
||
{
|
||
temp_window->title[a]=title[a];
|
||
8002c50: 69fb ldr r3, [r7, #28]
|
||
8002c52: 6b3a ldr r2, [r7, #48] ; 0x30
|
||
8002c54: 4413 add r3, r2
|
||
8002c56: 7819 ldrb r1, [r3, #0]
|
||
8002c58: 697a ldr r2, [r7, #20]
|
||
8002c5a: 69fb ldr r3, [r7, #28]
|
||
8002c5c: 4413 add r3, r2
|
||
8002c5e: 330c adds r3, #12
|
||
8002c60: 460a mov r2, r1
|
||
8002c62: 701a strb r2, [r3, #0]
|
||
for(int a=0;a<16;a++)
|
||
8002c64: 69fb ldr r3, [r7, #28]
|
||
8002c66: 3301 adds r3, #1
|
||
8002c68: 61fb str r3, [r7, #28]
|
||
8002c6a: 69fb ldr r3, [r7, #28]
|
||
8002c6c: 2b0f cmp r3, #15
|
||
8002c6e: ddef ble.n 8002c50 <New_Window+0x4e>
|
||
8002c70: e001 b.n 8002c76 <New_Window+0x74>
|
||
}
|
||
}else{return NULL;}
|
||
8002c72: 2300 movs r3, #0
|
||
8002c74: e02a b.n 8002ccc <New_Window+0xca>
|
||
|
||
windows_stack *temp_windows_stack;
|
||
temp_windows_stack=ui->last_windows;
|
||
8002c76: 68fb ldr r3, [r7, #12]
|
||
8002c78: 689b ldr r3, [r3, #8]
|
||
8002c7a: 61bb str r3, [r7, #24]
|
||
if(temp_windows_stack==NULL)
|
||
8002c7c: 69bb ldr r3, [r7, #24]
|
||
8002c7e: 2b00 cmp r3, #0
|
||
8002c80: d10b bne.n 8002c9a <New_Window+0x98>
|
||
{
|
||
temp_windows_stack=(windows_stack*)malloc(sizeof(windows_stack));
|
||
8002c82: 200c movs r0, #12
|
||
8002c84: f000 f90e bl 8002ea4 <malloc>
|
||
8002c88: 4603 mov r3, r0
|
||
8002c8a: 61bb str r3, [r7, #24]
|
||
temp_windows_stack->up=NULL;
|
||
8002c8c: 69bb ldr r3, [r7, #24]
|
||
8002c8e: 2200 movs r2, #0
|
||
8002c90: 601a str r2, [r3, #0]
|
||
ui->windows=temp_windows_stack;
|
||
8002c92: 68fb ldr r3, [r7, #12]
|
||
8002c94: 69ba ldr r2, [r7, #24]
|
||
8002c96: 605a str r2, [r3, #4]
|
||
8002c98: e00e b.n 8002cb8 <New_Window+0xb6>
|
||
while(temp_windows_stack->next!=NULL)
|
||
{
|
||
temp_windows_stack=temp_windows_stack->next;
|
||
}
|
||
*/
|
||
windows_stack *up=temp_windows_stack;//���ݵ�ǰ����ָ��
|
||
8002c9a: 69bb ldr r3, [r7, #24]
|
||
8002c9c: 613b str r3, [r7, #16]
|
||
temp_windows_stack->next=(windows_stack*)malloc(sizeof(windows_stack));
|
||
8002c9e: 200c movs r0, #12
|
||
8002ca0: f000 f900 bl 8002ea4 <malloc>
|
||
8002ca4: 4603 mov r3, r0
|
||
8002ca6: 461a mov r2, r3
|
||
8002ca8: 69bb ldr r3, [r7, #24]
|
||
8002caa: 609a str r2, [r3, #8]
|
||
temp_windows_stack=temp_windows_stack->next;
|
||
8002cac: 69bb ldr r3, [r7, #24]
|
||
8002cae: 689b ldr r3, [r3, #8]
|
||
8002cb0: 61bb str r3, [r7, #24]
|
||
temp_windows_stack->up=up;
|
||
8002cb2: 69bb ldr r3, [r7, #24]
|
||
8002cb4: 693a ldr r2, [r7, #16]
|
||
8002cb6: 601a str r2, [r3, #0]
|
||
}
|
||
temp_windows_stack->next=NULL;
|
||
8002cb8: 69bb ldr r3, [r7, #24]
|
||
8002cba: 2200 movs r2, #0
|
||
8002cbc: 609a str r2, [r3, #8]
|
||
temp_windows_stack->window=temp_window;
|
||
8002cbe: 69bb ldr r3, [r7, #24]
|
||
8002cc0: 697a ldr r2, [r7, #20]
|
||
8002cc2: 605a str r2, [r3, #4]
|
||
|
||
ui->last_windows=temp_windows_stack;
|
||
8002cc4: 68fb ldr r3, [r7, #12]
|
||
8002cc6: 69ba ldr r2, [r7, #24]
|
||
8002cc8: 609a str r2, [r3, #8]
|
||
|
||
return temp_window;
|
||
8002cca: 697b ldr r3, [r7, #20]
|
||
|
||
}
|
||
8002ccc: 4618 mov r0, r3
|
||
8002cce: 3720 adds r7, #32
|
||
8002cd0: 46bd mov sp, r7
|
||
8002cd2: bd80 pop {r7, pc}
|
||
|
||
08002cd4 <Refresh_UI>:
|
||
* �ܿ�ϧ ��������д�Ĵ���Ҫ������
|
||
* ���㷨ʵ���ڵ���ϵ������ͦ��
|
||
*
|
||
* */
|
||
void Refresh_UI(UI *ui)
|
||
{
|
||
8002cd4: b580 push {r7, lr}
|
||
8002cd6: b08a sub sp, #40 ; 0x28
|
||
8002cd8: af02 add r7, sp, #8
|
||
8002cda: 6078 str r0, [r7, #4]
|
||
int flag=0;
|
||
8002cdc: 2300 movs r3, #0
|
||
8002cde: 61fb str r3, [r7, #28]
|
||
uint16_t dot_y=0,dot_x=0;
|
||
8002ce0: 2300 movs r3, #0
|
||
8002ce2: 837b strh r3, [r7, #26]
|
||
8002ce4: 2300 movs r3, #0
|
||
8002ce6: 833b strh r3, [r7, #24]
|
||
|
||
//������
|
||
|
||
for(dot_y=0;dot_y<240;dot_y++)
|
||
8002ce8: 2300 movs r3, #0
|
||
8002cea: 837b strh r3, [r7, #26]
|
||
8002cec: e018 b.n 8002d20 <Refresh_UI+0x4c>
|
||
{
|
||
Inteface_SetCursor(dot_x,dot_y);
|
||
8002cee: 8b7a ldrh r2, [r7, #26]
|
||
8002cf0: 8b3b ldrh r3, [r7, #24]
|
||
8002cf2: 4611 mov r1, r2
|
||
8002cf4: 4618 mov r0, r3
|
||
8002cf6: f7ff ff3b bl 8002b70 <Inteface_SetCursor>
|
||
for(dot_x=0;dot_x<320;dot_x++)
|
||
8002cfa: 2300 movs r3, #0
|
||
8002cfc: 833b strh r3, [r7, #24]
|
||
8002cfe: e008 b.n 8002d12 <Refresh_UI+0x3e>
|
||
{
|
||
Inteface_SetColor(ui->background);
|
||
8002d00: 687b ldr r3, [r7, #4]
|
||
8002d02: 681b ldr r3, [r3, #0]
|
||
8002d04: b29b uxth r3, r3
|
||
8002d06: 4618 mov r0, r3
|
||
8002d08: f7ff ff4c bl 8002ba4 <Inteface_SetColor>
|
||
for(dot_x=0;dot_x<320;dot_x++)
|
||
8002d0c: 8b3b ldrh r3, [r7, #24]
|
||
8002d0e: 3301 adds r3, #1
|
||
8002d10: 833b strh r3, [r7, #24]
|
||
8002d12: 8b3b ldrh r3, [r7, #24]
|
||
8002d14: f5b3 7fa0 cmp.w r3, #320 ; 0x140
|
||
8002d18: d3f2 bcc.n 8002d00 <Refresh_UI+0x2c>
|
||
for(dot_y=0;dot_y<240;dot_y++)
|
||
8002d1a: 8b7b ldrh r3, [r7, #26]
|
||
8002d1c: 3301 adds r3, #1
|
||
8002d1e: 837b strh r3, [r7, #26]
|
||
8002d20: 8b7b ldrh r3, [r7, #26]
|
||
8002d22: 2bef cmp r3, #239 ; 0xef
|
||
8002d24: d9e3 bls.n 8002cee <Refresh_UI+0x1a>
|
||
}
|
||
|
||
|
||
window *temp_window;
|
||
windows_stack *temp_windows_stack,*temp_windows_stack2;
|
||
temp_windows_stack=ui->windows;
|
||
8002d26: 687b ldr r3, [r7, #4]
|
||
8002d28: 685b ldr r3, [r3, #4]
|
||
8002d2a: 617b str r3, [r7, #20]
|
||
do
|
||
{
|
||
if(temp_windows_stack!=NULL)
|
||
8002d2c: 697b ldr r3, [r7, #20]
|
||
8002d2e: 2b00 cmp r3, #0
|
||
8002d30: f000 8082 beq.w 8002e38 <Refresh_UI+0x164>
|
||
{
|
||
flag=1;
|
||
8002d34: 2301 movs r3, #1
|
||
8002d36: 61fb str r3, [r7, #28]
|
||
|
||
//
|
||
temp_window=temp_windows_stack->window;//ȡ�����ڵ���Դ����
|
||
8002d38: 697b ldr r3, [r7, #20]
|
||
8002d3a: 685b ldr r3, [r3, #4]
|
||
8002d3c: 60bb str r3, [r7, #8]
|
||
//��ʼ���ƴ���//���䴰�ڱ���
|
||
for(uint16_t temp_y=0;temp_y<temp_window->high;temp_y++)
|
||
8002d3e: 2300 movs r3, #0
|
||
8002d40: 827b strh r3, [r7, #18]
|
||
8002d42: e033 b.n 8002dac <Refresh_UI+0xd8>
|
||
{
|
||
Inteface_SetCursor(temp_window->x,temp_window->y+temp_y);
|
||
8002d44: 68bb ldr r3, [r7, #8]
|
||
8002d46: 8818 ldrh r0, [r3, #0]
|
||
8002d48: 68bb ldr r3, [r7, #8]
|
||
8002d4a: 885a ldrh r2, [r3, #2]
|
||
8002d4c: 8a7b ldrh r3, [r7, #18]
|
||
8002d4e: 4413 add r3, r2
|
||
8002d50: b29b uxth r3, r3
|
||
8002d52: 4619 mov r1, r3
|
||
8002d54: f7ff ff0c bl 8002b70 <Inteface_SetCursor>
|
||
for(uint16_t temp_i=0;temp_i<temp_window->width;temp_i++)
|
||
8002d58: 2300 movs r3, #0
|
||
8002d5a: 823b strh r3, [r7, #16]
|
||
8002d5c: e01e b.n 8002d9c <Refresh_UI+0xc8>
|
||
{
|
||
if(temp_i==0||temp_y==0||temp_i==temp_window->width-1||temp_y==temp_window->high-1)
|
||
8002d5e: 8a3b ldrh r3, [r7, #16]
|
||
8002d60: 2b00 cmp r3, #0
|
||
8002d62: d00e beq.n 8002d82 <Refresh_UI+0xae>
|
||
8002d64: 8a7b ldrh r3, [r7, #18]
|
||
8002d66: 2b00 cmp r3, #0
|
||
8002d68: d00b beq.n 8002d82 <Refresh_UI+0xae>
|
||
8002d6a: 8a3a ldrh r2, [r7, #16]
|
||
8002d6c: 68bb ldr r3, [r7, #8]
|
||
8002d6e: 889b ldrh r3, [r3, #4]
|
||
8002d70: 3b01 subs r3, #1
|
||
8002d72: 429a cmp r2, r3
|
||
8002d74: d005 beq.n 8002d82 <Refresh_UI+0xae>
|
||
8002d76: 8a7a ldrh r2, [r7, #18]
|
||
8002d78: 68bb ldr r3, [r7, #8]
|
||
8002d7a: 88db ldrh r3, [r3, #6]
|
||
8002d7c: 3b01 subs r3, #1
|
||
8002d7e: 429a cmp r2, r3
|
||
8002d80: d103 bne.n 8002d8a <Refresh_UI+0xb6>
|
||
{
|
||
Inteface_SetColor(BLUE);
|
||
8002d82: 201f movs r0, #31
|
||
8002d84: f7ff ff0e bl 8002ba4 <Inteface_SetColor>
|
||
8002d88: e005 b.n 8002d96 <Refresh_UI+0xc2>
|
||
}else
|
||
{
|
||
Inteface_SetColor(temp_window->background);
|
||
8002d8a: 68bb ldr r3, [r7, #8]
|
||
8002d8c: 689b ldr r3, [r3, #8]
|
||
8002d8e: b29b uxth r3, r3
|
||
8002d90: 4618 mov r0, r3
|
||
8002d92: f7ff ff07 bl 8002ba4 <Inteface_SetColor>
|
||
for(uint16_t temp_i=0;temp_i<temp_window->width;temp_i++)
|
||
8002d96: 8a3b ldrh r3, [r7, #16]
|
||
8002d98: 3301 adds r3, #1
|
||
8002d9a: 823b strh r3, [r7, #16]
|
||
8002d9c: 68bb ldr r3, [r7, #8]
|
||
8002d9e: 889b ldrh r3, [r3, #4]
|
||
8002da0: 8a3a ldrh r2, [r7, #16]
|
||
8002da2: 429a cmp r2, r3
|
||
8002da4: d3db bcc.n 8002d5e <Refresh_UI+0x8a>
|
||
for(uint16_t temp_y=0;temp_y<temp_window->high;temp_y++)
|
||
8002da6: 8a7b ldrh r3, [r7, #18]
|
||
8002da8: 3301 adds r3, #1
|
||
8002daa: 827b strh r3, [r7, #18]
|
||
8002dac: 68bb ldr r3, [r7, #8]
|
||
8002dae: 88db ldrh r3, [r3, #6]
|
||
8002db0: 8a7a ldrh r2, [r7, #18]
|
||
8002db2: 429a cmp r2, r3
|
||
8002db4: d3c6 bcc.n 8002d44 <Refresh_UI+0x70>
|
||
}
|
||
|
||
}
|
||
}
|
||
//����bar
|
||
for(uint16_t temp_y=0;temp_y<16;temp_y++)
|
||
8002db6: 2300 movs r3, #0
|
||
8002db8: 81fb strh r3, [r7, #14]
|
||
8002dba: e026 b.n 8002e0a <Refresh_UI+0x136>
|
||
{
|
||
Inteface_SetCursor(temp_window->x,temp_window->y+temp_y);
|
||
8002dbc: 68bb ldr r3, [r7, #8]
|
||
8002dbe: 8818 ldrh r0, [r3, #0]
|
||
8002dc0: 68bb ldr r3, [r7, #8]
|
||
8002dc2: 885a ldrh r2, [r3, #2]
|
||
8002dc4: 89fb ldrh r3, [r7, #14]
|
||
8002dc6: 4413 add r3, r2
|
||
8002dc8: b29b uxth r3, r3
|
||
8002dca: 4619 mov r1, r3
|
||
8002dcc: f7ff fed0 bl 8002b70 <Inteface_SetCursor>
|
||
for(uint16_t temp_i=0;temp_i<temp_window->width;temp_i++)
|
||
8002dd0: 2300 movs r3, #0
|
||
8002dd2: 81bb strh r3, [r7, #12]
|
||
8002dd4: e011 b.n 8002dfa <Refresh_UI+0x126>
|
||
{
|
||
if(temp_i>temp_window->width-16)
|
||
8002dd6: 68bb ldr r3, [r7, #8]
|
||
8002dd8: 889b ldrh r3, [r3, #4]
|
||
8002dda: f1a3 020f sub.w r2, r3, #15
|
||
8002dde: 89bb ldrh r3, [r7, #12]
|
||
8002de0: 429a cmp r2, r3
|
||
8002de2: dc04 bgt.n 8002dee <Refresh_UI+0x11a>
|
||
{
|
||
Inteface_SetColor(RED);
|
||
8002de4: f44f 4078 mov.w r0, #63488 ; 0xf800
|
||
8002de8: f7ff fedc bl 8002ba4 <Inteface_SetColor>
|
||
8002dec: e002 b.n 8002df4 <Refresh_UI+0x120>
|
||
}else
|
||
{
|
||
Inteface_SetColor(BLUE);
|
||
8002dee: 201f movs r0, #31
|
||
8002df0: f7ff fed8 bl 8002ba4 <Inteface_SetColor>
|
||
for(uint16_t temp_i=0;temp_i<temp_window->width;temp_i++)
|
||
8002df4: 89bb ldrh r3, [r7, #12]
|
||
8002df6: 3301 adds r3, #1
|
||
8002df8: 81bb strh r3, [r7, #12]
|
||
8002dfa: 68bb ldr r3, [r7, #8]
|
||
8002dfc: 889b ldrh r3, [r3, #4]
|
||
8002dfe: 89ba ldrh r2, [r7, #12]
|
||
8002e00: 429a cmp r2, r3
|
||
8002e02: d3e8 bcc.n 8002dd6 <Refresh_UI+0x102>
|
||
for(uint16_t temp_y=0;temp_y<16;temp_y++)
|
||
8002e04: 89fb ldrh r3, [r7, #14]
|
||
8002e06: 3301 adds r3, #1
|
||
8002e08: 81fb strh r3, [r7, #14]
|
||
8002e0a: 89fb ldrh r3, [r7, #14]
|
||
8002e0c: 2b0f cmp r3, #15
|
||
8002e0e: d9d5 bls.n 8002dbc <Refresh_UI+0xe8>
|
||
}
|
||
|
||
}
|
||
}
|
||
//��ʾtitle
|
||
LCD_ShowString(temp_window->x,temp_window->y,&temp_window->title,16,WHITE,WHITE);
|
||
8002e10: 68bb ldr r3, [r7, #8]
|
||
8002e12: 8818 ldrh r0, [r3, #0]
|
||
8002e14: 68bb ldr r3, [r7, #8]
|
||
8002e16: 8859 ldrh r1, [r3, #2]
|
||
8002e18: 68bb ldr r3, [r7, #8]
|
||
8002e1a: f103 020c add.w r2, r3, #12
|
||
8002e1e: f64f 73ff movw r3, #65535 ; 0xffff
|
||
8002e22: 9301 str r3, [sp, #4]
|
||
8002e24: f64f 73ff movw r3, #65535 ; 0xffff
|
||
8002e28: 9300 str r3, [sp, #0]
|
||
8002e2a: 2310 movs r3, #16
|
||
8002e2c: f7ff fe0e bl 8002a4c <LCD_ShowString>
|
||
|
||
|
||
|
||
|
||
//������һ������
|
||
temp_windows_stack=temp_windows_stack->next;
|
||
8002e30: 697b ldr r3, [r7, #20]
|
||
8002e32: 689b ldr r3, [r3, #8]
|
||
8002e34: 617b str r3, [r7, #20]
|
||
8002e36: e001 b.n 8002e3c <Refresh_UI+0x168>
|
||
}else
|
||
{
|
||
flag=0;
|
||
8002e38: 2300 movs r3, #0
|
||
8002e3a: 61fb str r3, [r7, #28]
|
||
}
|
||
|
||
}while(flag);
|
||
8002e3c: 69fb ldr r3, [r7, #28]
|
||
8002e3e: 2b00 cmp r3, #0
|
||
8002e40: f47f af74 bne.w 8002d2c <Refresh_UI+0x58>
|
||
}
|
||
|
||
}
|
||
*/
|
||
|
||
}
|
||
8002e44: bf00 nop
|
||
8002e46: bf00 nop
|
||
8002e48: 3720 adds r7, #32
|
||
8002e4a: 46bd mov sp, r7
|
||
8002e4c: bd80 pop {r7, pc}
|
||
...
|
||
|
||
08002e50 <__errno>:
|
||
8002e50: 4b01 ldr r3, [pc, #4] ; (8002e58 <__errno+0x8>)
|
||
8002e52: 6818 ldr r0, [r3, #0]
|
||
8002e54: 4770 bx lr
|
||
8002e56: bf00 nop
|
||
8002e58: 2000000c .word 0x2000000c
|
||
|
||
08002e5c <__libc_init_array>:
|
||
8002e5c: b570 push {r4, r5, r6, lr}
|
||
8002e5e: 2600 movs r6, #0
|
||
8002e60: 4d0c ldr r5, [pc, #48] ; (8002e94 <__libc_init_array+0x38>)
|
||
8002e62: 4c0d ldr r4, [pc, #52] ; (8002e98 <__libc_init_array+0x3c>)
|
||
8002e64: 1b64 subs r4, r4, r5
|
||
8002e66: 10a4 asrs r4, r4, #2
|
||
8002e68: 42a6 cmp r6, r4
|
||
8002e6a: d109 bne.n 8002e80 <__libc_init_array+0x24>
|
||
8002e6c: f002 fcf8 bl 8005860 <_init>
|
||
8002e70: 2600 movs r6, #0
|
||
8002e72: 4d0a ldr r5, [pc, #40] ; (8002e9c <__libc_init_array+0x40>)
|
||
8002e74: 4c0a ldr r4, [pc, #40] ; (8002ea0 <__libc_init_array+0x44>)
|
||
8002e76: 1b64 subs r4, r4, r5
|
||
8002e78: 10a4 asrs r4, r4, #2
|
||
8002e7a: 42a6 cmp r6, r4
|
||
8002e7c: d105 bne.n 8002e8a <__libc_init_array+0x2e>
|
||
8002e7e: bd70 pop {r4, r5, r6, pc}
|
||
8002e80: f855 3b04 ldr.w r3, [r5], #4
|
||
8002e84: 4798 blx r3
|
||
8002e86: 3601 adds r6, #1
|
||
8002e88: e7ee b.n 8002e68 <__libc_init_array+0xc>
|
||
8002e8a: f855 3b04 ldr.w r3, [r5], #4
|
||
8002e8e: 4798 blx r3
|
||
8002e90: 3601 adds r6, #1
|
||
8002e92: e7f2 b.n 8002e7a <__libc_init_array+0x1e>
|
||
8002e94: 080066fc .word 0x080066fc
|
||
8002e98: 080066fc .word 0x080066fc
|
||
8002e9c: 080066fc .word 0x080066fc
|
||
8002ea0: 08006700 .word 0x08006700
|
||
|
||
08002ea4 <malloc>:
|
||
8002ea4: 4b02 ldr r3, [pc, #8] ; (8002eb0 <malloc+0xc>)
|
||
8002ea6: 4601 mov r1, r0
|
||
8002ea8: 6818 ldr r0, [r3, #0]
|
||
8002eaa: f000 b857 b.w 8002f5c <_malloc_r>
|
||
8002eae: bf00 nop
|
||
8002eb0: 2000000c .word 0x2000000c
|
||
|
||
08002eb4 <memset>:
|
||
8002eb4: 4603 mov r3, r0
|
||
8002eb6: 4402 add r2, r0
|
||
8002eb8: 4293 cmp r3, r2
|
||
8002eba: d100 bne.n 8002ebe <memset+0xa>
|
||
8002ebc: 4770 bx lr
|
||
8002ebe: f803 1b01 strb.w r1, [r3], #1
|
||
8002ec2: e7f9 b.n 8002eb8 <memset+0x4>
|
||
|
||
08002ec4 <_free_r>:
|
||
8002ec4: b538 push {r3, r4, r5, lr}
|
||
8002ec6: 4605 mov r5, r0
|
||
8002ec8: 2900 cmp r1, #0
|
||
8002eca: d043 beq.n 8002f54 <_free_r+0x90>
|
||
8002ecc: f851 3c04 ldr.w r3, [r1, #-4]
|
||
8002ed0: 1f0c subs r4, r1, #4
|
||
8002ed2: 2b00 cmp r3, #0
|
||
8002ed4: bfb8 it lt
|
||
8002ed6: 18e4 addlt r4, r4, r3
|
||
8002ed8: f001 fba8 bl 800462c <__malloc_lock>
|
||
8002edc: 4a1e ldr r2, [pc, #120] ; (8002f58 <_free_r+0x94>)
|
||
8002ede: 6813 ldr r3, [r2, #0]
|
||
8002ee0: 4610 mov r0, r2
|
||
8002ee2: b933 cbnz r3, 8002ef2 <_free_r+0x2e>
|
||
8002ee4: 6063 str r3, [r4, #4]
|
||
8002ee6: 6014 str r4, [r2, #0]
|
||
8002ee8: 4628 mov r0, r5
|
||
8002eea: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
|
||
8002eee: f001 bba3 b.w 8004638 <__malloc_unlock>
|
||
8002ef2: 42a3 cmp r3, r4
|
||
8002ef4: d90a bls.n 8002f0c <_free_r+0x48>
|
||
8002ef6: 6821 ldr r1, [r4, #0]
|
||
8002ef8: 1862 adds r2, r4, r1
|
||
8002efa: 4293 cmp r3, r2
|
||
8002efc: bf01 itttt eq
|
||
8002efe: 681a ldreq r2, [r3, #0]
|
||
8002f00: 685b ldreq r3, [r3, #4]
|
||
8002f02: 1852 addeq r2, r2, r1
|
||
8002f04: 6022 streq r2, [r4, #0]
|
||
8002f06: 6063 str r3, [r4, #4]
|
||
8002f08: 6004 str r4, [r0, #0]
|
||
8002f0a: e7ed b.n 8002ee8 <_free_r+0x24>
|
||
8002f0c: 461a mov r2, r3
|
||
8002f0e: 685b ldr r3, [r3, #4]
|
||
8002f10: b10b cbz r3, 8002f16 <_free_r+0x52>
|
||
8002f12: 42a3 cmp r3, r4
|
||
8002f14: d9fa bls.n 8002f0c <_free_r+0x48>
|
||
8002f16: 6811 ldr r1, [r2, #0]
|
||
8002f18: 1850 adds r0, r2, r1
|
||
8002f1a: 42a0 cmp r0, r4
|
||
8002f1c: d10b bne.n 8002f36 <_free_r+0x72>
|
||
8002f1e: 6820 ldr r0, [r4, #0]
|
||
8002f20: 4401 add r1, r0
|
||
8002f22: 1850 adds r0, r2, r1
|
||
8002f24: 4283 cmp r3, r0
|
||
8002f26: 6011 str r1, [r2, #0]
|
||
8002f28: d1de bne.n 8002ee8 <_free_r+0x24>
|
||
8002f2a: 6818 ldr r0, [r3, #0]
|
||
8002f2c: 685b ldr r3, [r3, #4]
|
||
8002f2e: 4401 add r1, r0
|
||
8002f30: 6011 str r1, [r2, #0]
|
||
8002f32: 6053 str r3, [r2, #4]
|
||
8002f34: e7d8 b.n 8002ee8 <_free_r+0x24>
|
||
8002f36: d902 bls.n 8002f3e <_free_r+0x7a>
|
||
8002f38: 230c movs r3, #12
|
||
8002f3a: 602b str r3, [r5, #0]
|
||
8002f3c: e7d4 b.n 8002ee8 <_free_r+0x24>
|
||
8002f3e: 6820 ldr r0, [r4, #0]
|
||
8002f40: 1821 adds r1, r4, r0
|
||
8002f42: 428b cmp r3, r1
|
||
8002f44: bf01 itttt eq
|
||
8002f46: 6819 ldreq r1, [r3, #0]
|
||
8002f48: 685b ldreq r3, [r3, #4]
|
||
8002f4a: 1809 addeq r1, r1, r0
|
||
8002f4c: 6021 streq r1, [r4, #0]
|
||
8002f4e: 6063 str r3, [r4, #4]
|
||
8002f50: 6054 str r4, [r2, #4]
|
||
8002f52: e7c9 b.n 8002ee8 <_free_r+0x24>
|
||
8002f54: bd38 pop {r3, r4, r5, pc}
|
||
8002f56: bf00 nop
|
||
8002f58: 20000200 .word 0x20000200
|
||
|
||
08002f5c <_malloc_r>:
|
||
8002f5c: b5f8 push {r3, r4, r5, r6, r7, lr}
|
||
8002f5e: 1ccd adds r5, r1, #3
|
||
8002f60: f025 0503 bic.w r5, r5, #3
|
||
8002f64: 3508 adds r5, #8
|
||
8002f66: 2d0c cmp r5, #12
|
||
8002f68: bf38 it cc
|
||
8002f6a: 250c movcc r5, #12
|
||
8002f6c: 2d00 cmp r5, #0
|
||
8002f6e: 4606 mov r6, r0
|
||
8002f70: db01 blt.n 8002f76 <_malloc_r+0x1a>
|
||
8002f72: 42a9 cmp r1, r5
|
||
8002f74: d903 bls.n 8002f7e <_malloc_r+0x22>
|
||
8002f76: 230c movs r3, #12
|
||
8002f78: 6033 str r3, [r6, #0]
|
||
8002f7a: 2000 movs r0, #0
|
||
8002f7c: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
||
8002f7e: f001 fb55 bl 800462c <__malloc_lock>
|
||
8002f82: 4921 ldr r1, [pc, #132] ; (8003008 <_malloc_r+0xac>)
|
||
8002f84: 680a ldr r2, [r1, #0]
|
||
8002f86: 4614 mov r4, r2
|
||
8002f88: b99c cbnz r4, 8002fb2 <_malloc_r+0x56>
|
||
8002f8a: 4f20 ldr r7, [pc, #128] ; (800300c <_malloc_r+0xb0>)
|
||
8002f8c: 683b ldr r3, [r7, #0]
|
||
8002f8e: b923 cbnz r3, 8002f9a <_malloc_r+0x3e>
|
||
8002f90: 4621 mov r1, r4
|
||
8002f92: 4630 mov r0, r6
|
||
8002f94: f000 fc9c bl 80038d0 <_sbrk_r>
|
||
8002f98: 6038 str r0, [r7, #0]
|
||
8002f9a: 4629 mov r1, r5
|
||
8002f9c: 4630 mov r0, r6
|
||
8002f9e: f000 fc97 bl 80038d0 <_sbrk_r>
|
||
8002fa2: 1c43 adds r3, r0, #1
|
||
8002fa4: d123 bne.n 8002fee <_malloc_r+0x92>
|
||
8002fa6: 230c movs r3, #12
|
||
8002fa8: 4630 mov r0, r6
|
||
8002faa: 6033 str r3, [r6, #0]
|
||
8002fac: f001 fb44 bl 8004638 <__malloc_unlock>
|
||
8002fb0: e7e3 b.n 8002f7a <_malloc_r+0x1e>
|
||
8002fb2: 6823 ldr r3, [r4, #0]
|
||
8002fb4: 1b5b subs r3, r3, r5
|
||
8002fb6: d417 bmi.n 8002fe8 <_malloc_r+0x8c>
|
||
8002fb8: 2b0b cmp r3, #11
|
||
8002fba: d903 bls.n 8002fc4 <_malloc_r+0x68>
|
||
8002fbc: 6023 str r3, [r4, #0]
|
||
8002fbe: 441c add r4, r3
|
||
8002fc0: 6025 str r5, [r4, #0]
|
||
8002fc2: e004 b.n 8002fce <_malloc_r+0x72>
|
||
8002fc4: 6863 ldr r3, [r4, #4]
|
||
8002fc6: 42a2 cmp r2, r4
|
||
8002fc8: bf0c ite eq
|
||
8002fca: 600b streq r3, [r1, #0]
|
||
8002fcc: 6053 strne r3, [r2, #4]
|
||
8002fce: 4630 mov r0, r6
|
||
8002fd0: f001 fb32 bl 8004638 <__malloc_unlock>
|
||
8002fd4: f104 000b add.w r0, r4, #11
|
||
8002fd8: 1d23 adds r3, r4, #4
|
||
8002fda: f020 0007 bic.w r0, r0, #7
|
||
8002fde: 1ac2 subs r2, r0, r3
|
||
8002fe0: d0cc beq.n 8002f7c <_malloc_r+0x20>
|
||
8002fe2: 1a1b subs r3, r3, r0
|
||
8002fe4: 50a3 str r3, [r4, r2]
|
||
8002fe6: e7c9 b.n 8002f7c <_malloc_r+0x20>
|
||
8002fe8: 4622 mov r2, r4
|
||
8002fea: 6864 ldr r4, [r4, #4]
|
||
8002fec: e7cc b.n 8002f88 <_malloc_r+0x2c>
|
||
8002fee: 1cc4 adds r4, r0, #3
|
||
8002ff0: f024 0403 bic.w r4, r4, #3
|
||
8002ff4: 42a0 cmp r0, r4
|
||
8002ff6: d0e3 beq.n 8002fc0 <_malloc_r+0x64>
|
||
8002ff8: 1a21 subs r1, r4, r0
|
||
8002ffa: 4630 mov r0, r6
|
||
8002ffc: f000 fc68 bl 80038d0 <_sbrk_r>
|
||
8003000: 3001 adds r0, #1
|
||
8003002: d1dd bne.n 8002fc0 <_malloc_r+0x64>
|
||
8003004: e7cf b.n 8002fa6 <_malloc_r+0x4a>
|
||
8003006: bf00 nop
|
||
8003008: 20000200 .word 0x20000200
|
||
800300c: 20000204 .word 0x20000204
|
||
|
||
08003010 <__cvt>:
|
||
8003010: 2b00 cmp r3, #0
|
||
8003012: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
|
||
8003016: 461f mov r7, r3
|
||
8003018: bfbb ittet lt
|
||
800301a: f103 4300 addlt.w r3, r3, #2147483648 ; 0x80000000
|
||
800301e: 461f movlt r7, r3
|
||
8003020: 2300 movge r3, #0
|
||
8003022: 232d movlt r3, #45 ; 0x2d
|
||
8003024: b088 sub sp, #32
|
||
8003026: 4614 mov r4, r2
|
||
8003028: 9a12 ldr r2, [sp, #72] ; 0x48
|
||
800302a: 9d10 ldr r5, [sp, #64] ; 0x40
|
||
800302c: 7013 strb r3, [r2, #0]
|
||
800302e: 9b14 ldr r3, [sp, #80] ; 0x50
|
||
8003030: f8dd a04c ldr.w sl, [sp, #76] ; 0x4c
|
||
8003034: f023 0820 bic.w r8, r3, #32
|
||
8003038: f1b8 0f46 cmp.w r8, #70 ; 0x46
|
||
800303c: d005 beq.n 800304a <__cvt+0x3a>
|
||
800303e: f1b8 0f45 cmp.w r8, #69 ; 0x45
|
||
8003042: d100 bne.n 8003046 <__cvt+0x36>
|
||
8003044: 3501 adds r5, #1
|
||
8003046: 2302 movs r3, #2
|
||
8003048: e000 b.n 800304c <__cvt+0x3c>
|
||
800304a: 2303 movs r3, #3
|
||
800304c: aa07 add r2, sp, #28
|
||
800304e: 9204 str r2, [sp, #16]
|
||
8003050: aa06 add r2, sp, #24
|
||
8003052: e9cd a202 strd sl, r2, [sp, #8]
|
||
8003056: e9cd 3500 strd r3, r5, [sp]
|
||
800305a: 4622 mov r2, r4
|
||
800305c: 463b mov r3, r7
|
||
800305e: f000 fcd7 bl 8003a10 <_dtoa_r>
|
||
8003062: f1b8 0f47 cmp.w r8, #71 ; 0x47
|
||
8003066: 4606 mov r6, r0
|
||
8003068: d102 bne.n 8003070 <__cvt+0x60>
|
||
800306a: 9b11 ldr r3, [sp, #68] ; 0x44
|
||
800306c: 07db lsls r3, r3, #31
|
||
800306e: d522 bpl.n 80030b6 <__cvt+0xa6>
|
||
8003070: f1b8 0f46 cmp.w r8, #70 ; 0x46
|
||
8003074: eb06 0905 add.w r9, r6, r5
|
||
8003078: d110 bne.n 800309c <__cvt+0x8c>
|
||
800307a: 7833 ldrb r3, [r6, #0]
|
||
800307c: 2b30 cmp r3, #48 ; 0x30
|
||
800307e: d10a bne.n 8003096 <__cvt+0x86>
|
||
8003080: 2200 movs r2, #0
|
||
8003082: 2300 movs r3, #0
|
||
8003084: 4620 mov r0, r4
|
||
8003086: 4639 mov r1, r7
|
||
8003088: f7fd fcfa bl 8000a80 <__aeabi_dcmpeq>
|
||
800308c: b918 cbnz r0, 8003096 <__cvt+0x86>
|
||
800308e: f1c5 0501 rsb r5, r5, #1
|
||
8003092: f8ca 5000 str.w r5, [sl]
|
||
8003096: f8da 3000 ldr.w r3, [sl]
|
||
800309a: 4499 add r9, r3
|
||
800309c: 2200 movs r2, #0
|
||
800309e: 2300 movs r3, #0
|
||
80030a0: 4620 mov r0, r4
|
||
80030a2: 4639 mov r1, r7
|
||
80030a4: f7fd fcec bl 8000a80 <__aeabi_dcmpeq>
|
||
80030a8: b108 cbz r0, 80030ae <__cvt+0x9e>
|
||
80030aa: f8cd 901c str.w r9, [sp, #28]
|
||
80030ae: 2230 movs r2, #48 ; 0x30
|
||
80030b0: 9b07 ldr r3, [sp, #28]
|
||
80030b2: 454b cmp r3, r9
|
||
80030b4: d307 bcc.n 80030c6 <__cvt+0xb6>
|
||
80030b6: 4630 mov r0, r6
|
||
80030b8: 9b07 ldr r3, [sp, #28]
|
||
80030ba: 9a15 ldr r2, [sp, #84] ; 0x54
|
||
80030bc: 1b9b subs r3, r3, r6
|
||
80030be: 6013 str r3, [r2, #0]
|
||
80030c0: b008 add sp, #32
|
||
80030c2: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
|
||
80030c6: 1c59 adds r1, r3, #1
|
||
80030c8: 9107 str r1, [sp, #28]
|
||
80030ca: 701a strb r2, [r3, #0]
|
||
80030cc: e7f0 b.n 80030b0 <__cvt+0xa0>
|
||
|
||
080030ce <__exponent>:
|
||
80030ce: 4603 mov r3, r0
|
||
80030d0: b5f7 push {r0, r1, r2, r4, r5, r6, r7, lr}
|
||
80030d2: 2900 cmp r1, #0
|
||
80030d4: f803 2b02 strb.w r2, [r3], #2
|
||
80030d8: bfb6 itet lt
|
||
80030da: 222d movlt r2, #45 ; 0x2d
|
||
80030dc: 222b movge r2, #43 ; 0x2b
|
||
80030de: 4249 neglt r1, r1
|
||
80030e0: 2909 cmp r1, #9
|
||
80030e2: 7042 strb r2, [r0, #1]
|
||
80030e4: dd2b ble.n 800313e <__exponent+0x70>
|
||
80030e6: f10d 0407 add.w r4, sp, #7
|
||
80030ea: 46a4 mov ip, r4
|
||
80030ec: 270a movs r7, #10
|
||
80030ee: fb91 f6f7 sdiv r6, r1, r7
|
||
80030f2: 460a mov r2, r1
|
||
80030f4: 46a6 mov lr, r4
|
||
80030f6: fb07 1516 mls r5, r7, r6, r1
|
||
80030fa: 2a63 cmp r2, #99 ; 0x63
|
||
80030fc: f105 0530 add.w r5, r5, #48 ; 0x30
|
||
8003100: 4631 mov r1, r6
|
||
8003102: f104 34ff add.w r4, r4, #4294967295 ; 0xffffffff
|
||
8003106: f80e 5c01 strb.w r5, [lr, #-1]
|
||
800310a: dcf0 bgt.n 80030ee <__exponent+0x20>
|
||
800310c: 3130 adds r1, #48 ; 0x30
|
||
800310e: f1ae 0502 sub.w r5, lr, #2
|
||
8003112: f804 1c01 strb.w r1, [r4, #-1]
|
||
8003116: 4629 mov r1, r5
|
||
8003118: 1c44 adds r4, r0, #1
|
||
800311a: 4561 cmp r1, ip
|
||
800311c: d30a bcc.n 8003134 <__exponent+0x66>
|
||
800311e: f10d 0209 add.w r2, sp, #9
|
||
8003122: eba2 020e sub.w r2, r2, lr
|
||
8003126: 4565 cmp r5, ip
|
||
8003128: bf88 it hi
|
||
800312a: 2200 movhi r2, #0
|
||
800312c: 4413 add r3, r2
|
||
800312e: 1a18 subs r0, r3, r0
|
||
8003130: b003 add sp, #12
|
||
8003132: bdf0 pop {r4, r5, r6, r7, pc}
|
||
8003134: f811 2b01 ldrb.w r2, [r1], #1
|
||
8003138: f804 2f01 strb.w r2, [r4, #1]!
|
||
800313c: e7ed b.n 800311a <__exponent+0x4c>
|
||
800313e: 2330 movs r3, #48 ; 0x30
|
||
8003140: 3130 adds r1, #48 ; 0x30
|
||
8003142: 7083 strb r3, [r0, #2]
|
||
8003144: 70c1 strb r1, [r0, #3]
|
||
8003146: 1d03 adds r3, r0, #4
|
||
8003148: e7f1 b.n 800312e <__exponent+0x60>
|
||
...
|
||
|
||
0800314c <_printf_float>:
|
||
800314c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
|
||
8003150: b091 sub sp, #68 ; 0x44
|
||
8003152: 460c mov r4, r1
|
||
8003154: f8dd 8068 ldr.w r8, [sp, #104] ; 0x68
|
||
8003158: 4616 mov r6, r2
|
||
800315a: 461f mov r7, r3
|
||
800315c: 4605 mov r5, r0
|
||
800315e: f001 fa45 bl 80045ec <_localeconv_r>
|
||
8003162: 6803 ldr r3, [r0, #0]
|
||
8003164: 4618 mov r0, r3
|
||
8003166: 9309 str r3, [sp, #36] ; 0x24
|
||
8003168: f7fd f85e bl 8000228 <strlen>
|
||
800316c: 2300 movs r3, #0
|
||
800316e: 930e str r3, [sp, #56] ; 0x38
|
||
8003170: f8d8 3000 ldr.w r3, [r8]
|
||
8003174: 900a str r0, [sp, #40] ; 0x28
|
||
8003176: 3307 adds r3, #7
|
||
8003178: f023 0307 bic.w r3, r3, #7
|
||
800317c: f103 0208 add.w r2, r3, #8
|
||
8003180: f894 9018 ldrb.w r9, [r4, #24]
|
||
8003184: f8d4 b000 ldr.w fp, [r4]
|
||
8003188: f8c8 2000 str.w r2, [r8]
|
||
800318c: e9d3 2300 ldrd r2, r3, [r3]
|
||
8003190: e9c4 2312 strd r2, r3, [r4, #72] ; 0x48
|
||
8003194: e9d4 8a12 ldrd r8, sl, [r4, #72] ; 0x48
|
||
8003198: f02a 4300 bic.w r3, sl, #2147483648 ; 0x80000000
|
||
800319c: 930b str r3, [sp, #44] ; 0x2c
|
||
800319e: f04f 32ff mov.w r2, #4294967295 ; 0xffffffff
|
||
80031a2: 4640 mov r0, r8
|
||
80031a4: 4b9c ldr r3, [pc, #624] ; (8003418 <_printf_float+0x2cc>)
|
||
80031a6: 990b ldr r1, [sp, #44] ; 0x2c
|
||
80031a8: f7fd fc9c bl 8000ae4 <__aeabi_dcmpun>
|
||
80031ac: bb70 cbnz r0, 800320c <_printf_float+0xc0>
|
||
80031ae: f04f 32ff mov.w r2, #4294967295 ; 0xffffffff
|
||
80031b2: 4640 mov r0, r8
|
||
80031b4: 4b98 ldr r3, [pc, #608] ; (8003418 <_printf_float+0x2cc>)
|
||
80031b6: 990b ldr r1, [sp, #44] ; 0x2c
|
||
80031b8: f7fd fc76 bl 8000aa8 <__aeabi_dcmple>
|
||
80031bc: bb30 cbnz r0, 800320c <_printf_float+0xc0>
|
||
80031be: 2200 movs r2, #0
|
||
80031c0: 2300 movs r3, #0
|
||
80031c2: 4640 mov r0, r8
|
||
80031c4: 4651 mov r1, sl
|
||
80031c6: f7fd fc65 bl 8000a94 <__aeabi_dcmplt>
|
||
80031ca: b110 cbz r0, 80031d2 <_printf_float+0x86>
|
||
80031cc: 232d movs r3, #45 ; 0x2d
|
||
80031ce: f884 3043 strb.w r3, [r4, #67] ; 0x43
|
||
80031d2: 4b92 ldr r3, [pc, #584] ; (800341c <_printf_float+0x2d0>)
|
||
80031d4: 4892 ldr r0, [pc, #584] ; (8003420 <_printf_float+0x2d4>)
|
||
80031d6: f1b9 0f47 cmp.w r9, #71 ; 0x47
|
||
80031da: bf94 ite ls
|
||
80031dc: 4698 movls r8, r3
|
||
80031de: 4680 movhi r8, r0
|
||
80031e0: 2303 movs r3, #3
|
||
80031e2: f04f 0a00 mov.w sl, #0
|
||
80031e6: 6123 str r3, [r4, #16]
|
||
80031e8: f02b 0304 bic.w r3, fp, #4
|
||
80031ec: 6023 str r3, [r4, #0]
|
||
80031ee: 4633 mov r3, r6
|
||
80031f0: 4621 mov r1, r4
|
||
80031f2: 4628 mov r0, r5
|
||
80031f4: 9700 str r7, [sp, #0]
|
||
80031f6: aa0f add r2, sp, #60 ; 0x3c
|
||
80031f8: f000 f9d4 bl 80035a4 <_printf_common>
|
||
80031fc: 3001 adds r0, #1
|
||
80031fe: f040 8090 bne.w 8003322 <_printf_float+0x1d6>
|
||
8003202: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8003206: b011 add sp, #68 ; 0x44
|
||
8003208: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
|
||
800320c: 4642 mov r2, r8
|
||
800320e: 4653 mov r3, sl
|
||
8003210: 4640 mov r0, r8
|
||
8003212: 4651 mov r1, sl
|
||
8003214: f7fd fc66 bl 8000ae4 <__aeabi_dcmpun>
|
||
8003218: b148 cbz r0, 800322e <_printf_float+0xe2>
|
||
800321a: f1ba 0f00 cmp.w sl, #0
|
||
800321e: bfb8 it lt
|
||
8003220: 232d movlt r3, #45 ; 0x2d
|
||
8003222: 4880 ldr r0, [pc, #512] ; (8003424 <_printf_float+0x2d8>)
|
||
8003224: bfb8 it lt
|
||
8003226: f884 3043 strblt.w r3, [r4, #67] ; 0x43
|
||
800322a: 4b7f ldr r3, [pc, #508] ; (8003428 <_printf_float+0x2dc>)
|
||
800322c: e7d3 b.n 80031d6 <_printf_float+0x8a>
|
||
800322e: 6863 ldr r3, [r4, #4]
|
||
8003230: f009 01df and.w r1, r9, #223 ; 0xdf
|
||
8003234: 1c5a adds r2, r3, #1
|
||
8003236: d142 bne.n 80032be <_printf_float+0x172>
|
||
8003238: 2306 movs r3, #6
|
||
800323a: 6063 str r3, [r4, #4]
|
||
800323c: 2200 movs r2, #0
|
||
800323e: 9206 str r2, [sp, #24]
|
||
8003240: aa0e add r2, sp, #56 ; 0x38
|
||
8003242: e9cd 9204 strd r9, r2, [sp, #16]
|
||
8003246: aa0d add r2, sp, #52 ; 0x34
|
||
8003248: f44b 6380 orr.w r3, fp, #1024 ; 0x400
|
||
800324c: 9203 str r2, [sp, #12]
|
||
800324e: f10d 0233 add.w r2, sp, #51 ; 0x33
|
||
8003252: e9cd 3201 strd r3, r2, [sp, #4]
|
||
8003256: 6023 str r3, [r4, #0]
|
||
8003258: 6863 ldr r3, [r4, #4]
|
||
800325a: 4642 mov r2, r8
|
||
800325c: 9300 str r3, [sp, #0]
|
||
800325e: 4628 mov r0, r5
|
||
8003260: 4653 mov r3, sl
|
||
8003262: 910b str r1, [sp, #44] ; 0x2c
|
||
8003264: f7ff fed4 bl 8003010 <__cvt>
|
||
8003268: 990b ldr r1, [sp, #44] ; 0x2c
|
||
800326a: 4680 mov r8, r0
|
||
800326c: 2947 cmp r1, #71 ; 0x47
|
||
800326e: 990d ldr r1, [sp, #52] ; 0x34
|
||
8003270: d108 bne.n 8003284 <_printf_float+0x138>
|
||
8003272: 1cc8 adds r0, r1, #3
|
||
8003274: db02 blt.n 800327c <_printf_float+0x130>
|
||
8003276: 6863 ldr r3, [r4, #4]
|
||
8003278: 4299 cmp r1, r3
|
||
800327a: dd40 ble.n 80032fe <_printf_float+0x1b2>
|
||
800327c: f1a9 0902 sub.w r9, r9, #2
|
||
8003280: fa5f f989 uxtb.w r9, r9
|
||
8003284: f1b9 0f65 cmp.w r9, #101 ; 0x65
|
||
8003288: d81f bhi.n 80032ca <_printf_float+0x17e>
|
||
800328a: 464a mov r2, r9
|
||
800328c: 3901 subs r1, #1
|
||
800328e: f104 0050 add.w r0, r4, #80 ; 0x50
|
||
8003292: 910d str r1, [sp, #52] ; 0x34
|
||
8003294: f7ff ff1b bl 80030ce <__exponent>
|
||
8003298: 9a0e ldr r2, [sp, #56] ; 0x38
|
||
800329a: 4682 mov sl, r0
|
||
800329c: 1813 adds r3, r2, r0
|
||
800329e: 2a01 cmp r2, #1
|
||
80032a0: 6123 str r3, [r4, #16]
|
||
80032a2: dc02 bgt.n 80032aa <_printf_float+0x15e>
|
||
80032a4: 6822 ldr r2, [r4, #0]
|
||
80032a6: 07d2 lsls r2, r2, #31
|
||
80032a8: d501 bpl.n 80032ae <_printf_float+0x162>
|
||
80032aa: 3301 adds r3, #1
|
||
80032ac: 6123 str r3, [r4, #16]
|
||
80032ae: f89d 3033 ldrb.w r3, [sp, #51] ; 0x33
|
||
80032b2: 2b00 cmp r3, #0
|
||
80032b4: d09b beq.n 80031ee <_printf_float+0xa2>
|
||
80032b6: 232d movs r3, #45 ; 0x2d
|
||
80032b8: f884 3043 strb.w r3, [r4, #67] ; 0x43
|
||
80032bc: e797 b.n 80031ee <_printf_float+0xa2>
|
||
80032be: 2947 cmp r1, #71 ; 0x47
|
||
80032c0: d1bc bne.n 800323c <_printf_float+0xf0>
|
||
80032c2: 2b00 cmp r3, #0
|
||
80032c4: d1ba bne.n 800323c <_printf_float+0xf0>
|
||
80032c6: 2301 movs r3, #1
|
||
80032c8: e7b7 b.n 800323a <_printf_float+0xee>
|
||
80032ca: f1b9 0f66 cmp.w r9, #102 ; 0x66
|
||
80032ce: d118 bne.n 8003302 <_printf_float+0x1b6>
|
||
80032d0: 2900 cmp r1, #0
|
||
80032d2: 6863 ldr r3, [r4, #4]
|
||
80032d4: dd0b ble.n 80032ee <_printf_float+0x1a2>
|
||
80032d6: 6121 str r1, [r4, #16]
|
||
80032d8: b913 cbnz r3, 80032e0 <_printf_float+0x194>
|
||
80032da: 6822 ldr r2, [r4, #0]
|
||
80032dc: 07d0 lsls r0, r2, #31
|
||
80032de: d502 bpl.n 80032e6 <_printf_float+0x19a>
|
||
80032e0: 3301 adds r3, #1
|
||
80032e2: 440b add r3, r1
|
||
80032e4: 6123 str r3, [r4, #16]
|
||
80032e6: f04f 0a00 mov.w sl, #0
|
||
80032ea: 65a1 str r1, [r4, #88] ; 0x58
|
||
80032ec: e7df b.n 80032ae <_printf_float+0x162>
|
||
80032ee: b913 cbnz r3, 80032f6 <_printf_float+0x1aa>
|
||
80032f0: 6822 ldr r2, [r4, #0]
|
||
80032f2: 07d2 lsls r2, r2, #31
|
||
80032f4: d501 bpl.n 80032fa <_printf_float+0x1ae>
|
||
80032f6: 3302 adds r3, #2
|
||
80032f8: e7f4 b.n 80032e4 <_printf_float+0x198>
|
||
80032fa: 2301 movs r3, #1
|
||
80032fc: e7f2 b.n 80032e4 <_printf_float+0x198>
|
||
80032fe: f04f 0967 mov.w r9, #103 ; 0x67
|
||
8003302: 9b0e ldr r3, [sp, #56] ; 0x38
|
||
8003304: 4299 cmp r1, r3
|
||
8003306: db05 blt.n 8003314 <_printf_float+0x1c8>
|
||
8003308: 6823 ldr r3, [r4, #0]
|
||
800330a: 6121 str r1, [r4, #16]
|
||
800330c: 07d8 lsls r0, r3, #31
|
||
800330e: d5ea bpl.n 80032e6 <_printf_float+0x19a>
|
||
8003310: 1c4b adds r3, r1, #1
|
||
8003312: e7e7 b.n 80032e4 <_printf_float+0x198>
|
||
8003314: 2900 cmp r1, #0
|
||
8003316: bfcc ite gt
|
||
8003318: 2201 movgt r2, #1
|
||
800331a: f1c1 0202 rsble r2, r1, #2
|
||
800331e: 4413 add r3, r2
|
||
8003320: e7e0 b.n 80032e4 <_printf_float+0x198>
|
||
8003322: 6823 ldr r3, [r4, #0]
|
||
8003324: 055a lsls r2, r3, #21
|
||
8003326: d407 bmi.n 8003338 <_printf_float+0x1ec>
|
||
8003328: 6923 ldr r3, [r4, #16]
|
||
800332a: 4642 mov r2, r8
|
||
800332c: 4631 mov r1, r6
|
||
800332e: 4628 mov r0, r5
|
||
8003330: 47b8 blx r7
|
||
8003332: 3001 adds r0, #1
|
||
8003334: d12b bne.n 800338e <_printf_float+0x242>
|
||
8003336: e764 b.n 8003202 <_printf_float+0xb6>
|
||
8003338: f1b9 0f65 cmp.w r9, #101 ; 0x65
|
||
800333c: f240 80dd bls.w 80034fa <_printf_float+0x3ae>
|
||
8003340: e9d4 0112 ldrd r0, r1, [r4, #72] ; 0x48
|
||
8003344: 2200 movs r2, #0
|
||
8003346: 2300 movs r3, #0
|
||
8003348: f7fd fb9a bl 8000a80 <__aeabi_dcmpeq>
|
||
800334c: 2800 cmp r0, #0
|
||
800334e: d033 beq.n 80033b8 <_printf_float+0x26c>
|
||
8003350: 2301 movs r3, #1
|
||
8003352: 4631 mov r1, r6
|
||
8003354: 4628 mov r0, r5
|
||
8003356: 4a35 ldr r2, [pc, #212] ; (800342c <_printf_float+0x2e0>)
|
||
8003358: 47b8 blx r7
|
||
800335a: 3001 adds r0, #1
|
||
800335c: f43f af51 beq.w 8003202 <_printf_float+0xb6>
|
||
8003360: e9dd 230d ldrd r2, r3, [sp, #52] ; 0x34
|
||
8003364: 429a cmp r2, r3
|
||
8003366: db02 blt.n 800336e <_printf_float+0x222>
|
||
8003368: 6823 ldr r3, [r4, #0]
|
||
800336a: 07d8 lsls r0, r3, #31
|
||
800336c: d50f bpl.n 800338e <_printf_float+0x242>
|
||
800336e: e9dd 2309 ldrd r2, r3, [sp, #36] ; 0x24
|
||
8003372: 4631 mov r1, r6
|
||
8003374: 4628 mov r0, r5
|
||
8003376: 47b8 blx r7
|
||
8003378: 3001 adds r0, #1
|
||
800337a: f43f af42 beq.w 8003202 <_printf_float+0xb6>
|
||
800337e: f04f 0800 mov.w r8, #0
|
||
8003382: f104 091a add.w r9, r4, #26
|
||
8003386: 9b0e ldr r3, [sp, #56] ; 0x38
|
||
8003388: 3b01 subs r3, #1
|
||
800338a: 4543 cmp r3, r8
|
||
800338c: dc09 bgt.n 80033a2 <_printf_float+0x256>
|
||
800338e: 6823 ldr r3, [r4, #0]
|
||
8003390: 079b lsls r3, r3, #30
|
||
8003392: f100 8102 bmi.w 800359a <_printf_float+0x44e>
|
||
8003396: 68e0 ldr r0, [r4, #12]
|
||
8003398: 9b0f ldr r3, [sp, #60] ; 0x3c
|
||
800339a: 4298 cmp r0, r3
|
||
800339c: bfb8 it lt
|
||
800339e: 4618 movlt r0, r3
|
||
80033a0: e731 b.n 8003206 <_printf_float+0xba>
|
||
80033a2: 2301 movs r3, #1
|
||
80033a4: 464a mov r2, r9
|
||
80033a6: 4631 mov r1, r6
|
||
80033a8: 4628 mov r0, r5
|
||
80033aa: 47b8 blx r7
|
||
80033ac: 3001 adds r0, #1
|
||
80033ae: f43f af28 beq.w 8003202 <_printf_float+0xb6>
|
||
80033b2: f108 0801 add.w r8, r8, #1
|
||
80033b6: e7e6 b.n 8003386 <_printf_float+0x23a>
|
||
80033b8: 9b0d ldr r3, [sp, #52] ; 0x34
|
||
80033ba: 2b00 cmp r3, #0
|
||
80033bc: dc38 bgt.n 8003430 <_printf_float+0x2e4>
|
||
80033be: 2301 movs r3, #1
|
||
80033c0: 4631 mov r1, r6
|
||
80033c2: 4628 mov r0, r5
|
||
80033c4: 4a19 ldr r2, [pc, #100] ; (800342c <_printf_float+0x2e0>)
|
||
80033c6: 47b8 blx r7
|
||
80033c8: 3001 adds r0, #1
|
||
80033ca: f43f af1a beq.w 8003202 <_printf_float+0xb6>
|
||
80033ce: e9dd 230d ldrd r2, r3, [sp, #52] ; 0x34
|
||
80033d2: 4313 orrs r3, r2
|
||
80033d4: d102 bne.n 80033dc <_printf_float+0x290>
|
||
80033d6: 6823 ldr r3, [r4, #0]
|
||
80033d8: 07d9 lsls r1, r3, #31
|
||
80033da: d5d8 bpl.n 800338e <_printf_float+0x242>
|
||
80033dc: e9dd 2309 ldrd r2, r3, [sp, #36] ; 0x24
|
||
80033e0: 4631 mov r1, r6
|
||
80033e2: 4628 mov r0, r5
|
||
80033e4: 47b8 blx r7
|
||
80033e6: 3001 adds r0, #1
|
||
80033e8: f43f af0b beq.w 8003202 <_printf_float+0xb6>
|
||
80033ec: f04f 0900 mov.w r9, #0
|
||
80033f0: f104 0a1a add.w sl, r4, #26
|
||
80033f4: 9b0d ldr r3, [sp, #52] ; 0x34
|
||
80033f6: 425b negs r3, r3
|
||
80033f8: 454b cmp r3, r9
|
||
80033fa: dc01 bgt.n 8003400 <_printf_float+0x2b4>
|
||
80033fc: 9b0e ldr r3, [sp, #56] ; 0x38
|
||
80033fe: e794 b.n 800332a <_printf_float+0x1de>
|
||
8003400: 2301 movs r3, #1
|
||
8003402: 4652 mov r2, sl
|
||
8003404: 4631 mov r1, r6
|
||
8003406: 4628 mov r0, r5
|
||
8003408: 47b8 blx r7
|
||
800340a: 3001 adds r0, #1
|
||
800340c: f43f aef9 beq.w 8003202 <_printf_float+0xb6>
|
||
8003410: f109 0901 add.w r9, r9, #1
|
||
8003414: e7ee b.n 80033f4 <_printf_float+0x2a8>
|
||
8003416: bf00 nop
|
||
8003418: 7fefffff .word 0x7fefffff
|
||
800341c: 08006320 .word 0x08006320
|
||
8003420: 08006324 .word 0x08006324
|
||
8003424: 0800632c .word 0x0800632c
|
||
8003428: 08006328 .word 0x08006328
|
||
800342c: 08006330 .word 0x08006330
|
||
8003430: 9a0e ldr r2, [sp, #56] ; 0x38
|
||
8003432: 6da3 ldr r3, [r4, #88] ; 0x58
|
||
8003434: 429a cmp r2, r3
|
||
8003436: bfa8 it ge
|
||
8003438: 461a movge r2, r3
|
||
800343a: 2a00 cmp r2, #0
|
||
800343c: 4691 mov r9, r2
|
||
800343e: dc37 bgt.n 80034b0 <_printf_float+0x364>
|
||
8003440: f04f 0b00 mov.w fp, #0
|
||
8003444: ea29 79e9 bic.w r9, r9, r9, asr #31
|
||
8003448: f104 021a add.w r2, r4, #26
|
||
800344c: f8d4 a058 ldr.w sl, [r4, #88] ; 0x58
|
||
8003450: ebaa 0309 sub.w r3, sl, r9
|
||
8003454: 455b cmp r3, fp
|
||
8003456: dc33 bgt.n 80034c0 <_printf_float+0x374>
|
||
8003458: e9dd 230d ldrd r2, r3, [sp, #52] ; 0x34
|
||
800345c: 429a cmp r2, r3
|
||
800345e: db3b blt.n 80034d8 <_printf_float+0x38c>
|
||
8003460: 6823 ldr r3, [r4, #0]
|
||
8003462: 07da lsls r2, r3, #31
|
||
8003464: d438 bmi.n 80034d8 <_printf_float+0x38c>
|
||
8003466: 9a0e ldr r2, [sp, #56] ; 0x38
|
||
8003468: 990d ldr r1, [sp, #52] ; 0x34
|
||
800346a: eba2 030a sub.w r3, r2, sl
|
||
800346e: eba2 0901 sub.w r9, r2, r1
|
||
8003472: 4599 cmp r9, r3
|
||
8003474: bfa8 it ge
|
||
8003476: 4699 movge r9, r3
|
||
8003478: f1b9 0f00 cmp.w r9, #0
|
||
800347c: dc34 bgt.n 80034e8 <_printf_float+0x39c>
|
||
800347e: f04f 0800 mov.w r8, #0
|
||
8003482: ea29 79e9 bic.w r9, r9, r9, asr #31
|
||
8003486: f104 0a1a add.w sl, r4, #26
|
||
800348a: e9dd 230d ldrd r2, r3, [sp, #52] ; 0x34
|
||
800348e: 1a9b subs r3, r3, r2
|
||
8003490: eba3 0309 sub.w r3, r3, r9
|
||
8003494: 4543 cmp r3, r8
|
||
8003496: f77f af7a ble.w 800338e <_printf_float+0x242>
|
||
800349a: 2301 movs r3, #1
|
||
800349c: 4652 mov r2, sl
|
||
800349e: 4631 mov r1, r6
|
||
80034a0: 4628 mov r0, r5
|
||
80034a2: 47b8 blx r7
|
||
80034a4: 3001 adds r0, #1
|
||
80034a6: f43f aeac beq.w 8003202 <_printf_float+0xb6>
|
||
80034aa: f108 0801 add.w r8, r8, #1
|
||
80034ae: e7ec b.n 800348a <_printf_float+0x33e>
|
||
80034b0: 4613 mov r3, r2
|
||
80034b2: 4631 mov r1, r6
|
||
80034b4: 4642 mov r2, r8
|
||
80034b6: 4628 mov r0, r5
|
||
80034b8: 47b8 blx r7
|
||
80034ba: 3001 adds r0, #1
|
||
80034bc: d1c0 bne.n 8003440 <_printf_float+0x2f4>
|
||
80034be: e6a0 b.n 8003202 <_printf_float+0xb6>
|
||
80034c0: 2301 movs r3, #1
|
||
80034c2: 4631 mov r1, r6
|
||
80034c4: 4628 mov r0, r5
|
||
80034c6: 920b str r2, [sp, #44] ; 0x2c
|
||
80034c8: 47b8 blx r7
|
||
80034ca: 3001 adds r0, #1
|
||
80034cc: f43f ae99 beq.w 8003202 <_printf_float+0xb6>
|
||
80034d0: 9a0b ldr r2, [sp, #44] ; 0x2c
|
||
80034d2: f10b 0b01 add.w fp, fp, #1
|
||
80034d6: e7b9 b.n 800344c <_printf_float+0x300>
|
||
80034d8: 4631 mov r1, r6
|
||
80034da: e9dd 2309 ldrd r2, r3, [sp, #36] ; 0x24
|
||
80034de: 4628 mov r0, r5
|
||
80034e0: 47b8 blx r7
|
||
80034e2: 3001 adds r0, #1
|
||
80034e4: d1bf bne.n 8003466 <_printf_float+0x31a>
|
||
80034e6: e68c b.n 8003202 <_printf_float+0xb6>
|
||
80034e8: 464b mov r3, r9
|
||
80034ea: 4631 mov r1, r6
|
||
80034ec: 4628 mov r0, r5
|
||
80034ee: eb08 020a add.w r2, r8, sl
|
||
80034f2: 47b8 blx r7
|
||
80034f4: 3001 adds r0, #1
|
||
80034f6: d1c2 bne.n 800347e <_printf_float+0x332>
|
||
80034f8: e683 b.n 8003202 <_printf_float+0xb6>
|
||
80034fa: 9a0e ldr r2, [sp, #56] ; 0x38
|
||
80034fc: 2a01 cmp r2, #1
|
||
80034fe: dc01 bgt.n 8003504 <_printf_float+0x3b8>
|
||
8003500: 07db lsls r3, r3, #31
|
||
8003502: d537 bpl.n 8003574 <_printf_float+0x428>
|
||
8003504: 2301 movs r3, #1
|
||
8003506: 4642 mov r2, r8
|
||
8003508: 4631 mov r1, r6
|
||
800350a: 4628 mov r0, r5
|
||
800350c: 47b8 blx r7
|
||
800350e: 3001 adds r0, #1
|
||
8003510: f43f ae77 beq.w 8003202 <_printf_float+0xb6>
|
||
8003514: e9dd 2309 ldrd r2, r3, [sp, #36] ; 0x24
|
||
8003518: 4631 mov r1, r6
|
||
800351a: 4628 mov r0, r5
|
||
800351c: 47b8 blx r7
|
||
800351e: 3001 adds r0, #1
|
||
8003520: f43f ae6f beq.w 8003202 <_printf_float+0xb6>
|
||
8003524: e9d4 0112 ldrd r0, r1, [r4, #72] ; 0x48
|
||
8003528: 2200 movs r2, #0
|
||
800352a: 2300 movs r3, #0
|
||
800352c: f7fd faa8 bl 8000a80 <__aeabi_dcmpeq>
|
||
8003530: b9d8 cbnz r0, 800356a <_printf_float+0x41e>
|
||
8003532: 9b0e ldr r3, [sp, #56] ; 0x38
|
||
8003534: f108 0201 add.w r2, r8, #1
|
||
8003538: 3b01 subs r3, #1
|
||
800353a: 4631 mov r1, r6
|
||
800353c: 4628 mov r0, r5
|
||
800353e: 47b8 blx r7
|
||
8003540: 3001 adds r0, #1
|
||
8003542: d10e bne.n 8003562 <_printf_float+0x416>
|
||
8003544: e65d b.n 8003202 <_printf_float+0xb6>
|
||
8003546: 2301 movs r3, #1
|
||
8003548: 464a mov r2, r9
|
||
800354a: 4631 mov r1, r6
|
||
800354c: 4628 mov r0, r5
|
||
800354e: 47b8 blx r7
|
||
8003550: 3001 adds r0, #1
|
||
8003552: f43f ae56 beq.w 8003202 <_printf_float+0xb6>
|
||
8003556: f108 0801 add.w r8, r8, #1
|
||
800355a: 9b0e ldr r3, [sp, #56] ; 0x38
|
||
800355c: 3b01 subs r3, #1
|
||
800355e: 4543 cmp r3, r8
|
||
8003560: dcf1 bgt.n 8003546 <_printf_float+0x3fa>
|
||
8003562: 4653 mov r3, sl
|
||
8003564: f104 0250 add.w r2, r4, #80 ; 0x50
|
||
8003568: e6e0 b.n 800332c <_printf_float+0x1e0>
|
||
800356a: f04f 0800 mov.w r8, #0
|
||
800356e: f104 091a add.w r9, r4, #26
|
||
8003572: e7f2 b.n 800355a <_printf_float+0x40e>
|
||
8003574: 2301 movs r3, #1
|
||
8003576: 4642 mov r2, r8
|
||
8003578: e7df b.n 800353a <_printf_float+0x3ee>
|
||
800357a: 2301 movs r3, #1
|
||
800357c: 464a mov r2, r9
|
||
800357e: 4631 mov r1, r6
|
||
8003580: 4628 mov r0, r5
|
||
8003582: 47b8 blx r7
|
||
8003584: 3001 adds r0, #1
|
||
8003586: f43f ae3c beq.w 8003202 <_printf_float+0xb6>
|
||
800358a: f108 0801 add.w r8, r8, #1
|
||
800358e: 68e3 ldr r3, [r4, #12]
|
||
8003590: 990f ldr r1, [sp, #60] ; 0x3c
|
||
8003592: 1a5b subs r3, r3, r1
|
||
8003594: 4543 cmp r3, r8
|
||
8003596: dcf0 bgt.n 800357a <_printf_float+0x42e>
|
||
8003598: e6fd b.n 8003396 <_printf_float+0x24a>
|
||
800359a: f04f 0800 mov.w r8, #0
|
||
800359e: f104 0919 add.w r9, r4, #25
|
||
80035a2: e7f4 b.n 800358e <_printf_float+0x442>
|
||
|
||
080035a4 <_printf_common>:
|
||
80035a4: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
|
||
80035a8: 4616 mov r6, r2
|
||
80035aa: 4699 mov r9, r3
|
||
80035ac: 688a ldr r2, [r1, #8]
|
||
80035ae: 690b ldr r3, [r1, #16]
|
||
80035b0: 4607 mov r7, r0
|
||
80035b2: 4293 cmp r3, r2
|
||
80035b4: bfb8 it lt
|
||
80035b6: 4613 movlt r3, r2
|
||
80035b8: 6033 str r3, [r6, #0]
|
||
80035ba: f891 2043 ldrb.w r2, [r1, #67] ; 0x43
|
||
80035be: 460c mov r4, r1
|
||
80035c0: f8dd 8020 ldr.w r8, [sp, #32]
|
||
80035c4: b10a cbz r2, 80035ca <_printf_common+0x26>
|
||
80035c6: 3301 adds r3, #1
|
||
80035c8: 6033 str r3, [r6, #0]
|
||
80035ca: 6823 ldr r3, [r4, #0]
|
||
80035cc: 0699 lsls r1, r3, #26
|
||
80035ce: bf42 ittt mi
|
||
80035d0: 6833 ldrmi r3, [r6, #0]
|
||
80035d2: 3302 addmi r3, #2
|
||
80035d4: 6033 strmi r3, [r6, #0]
|
||
80035d6: 6825 ldr r5, [r4, #0]
|
||
80035d8: f015 0506 ands.w r5, r5, #6
|
||
80035dc: d106 bne.n 80035ec <_printf_common+0x48>
|
||
80035de: f104 0a19 add.w sl, r4, #25
|
||
80035e2: 68e3 ldr r3, [r4, #12]
|
||
80035e4: 6832 ldr r2, [r6, #0]
|
||
80035e6: 1a9b subs r3, r3, r2
|
||
80035e8: 42ab cmp r3, r5
|
||
80035ea: dc28 bgt.n 800363e <_printf_common+0x9a>
|
||
80035ec: f894 2043 ldrb.w r2, [r4, #67] ; 0x43
|
||
80035f0: 1e13 subs r3, r2, #0
|
||
80035f2: 6822 ldr r2, [r4, #0]
|
||
80035f4: bf18 it ne
|
||
80035f6: 2301 movne r3, #1
|
||
80035f8: 0692 lsls r2, r2, #26
|
||
80035fa: d42d bmi.n 8003658 <_printf_common+0xb4>
|
||
80035fc: 4649 mov r1, r9
|
||
80035fe: 4638 mov r0, r7
|
||
8003600: f104 0243 add.w r2, r4, #67 ; 0x43
|
||
8003604: 47c0 blx r8
|
||
8003606: 3001 adds r0, #1
|
||
8003608: d020 beq.n 800364c <_printf_common+0xa8>
|
||
800360a: 6823 ldr r3, [r4, #0]
|
||
800360c: 68e5 ldr r5, [r4, #12]
|
||
800360e: f003 0306 and.w r3, r3, #6
|
||
8003612: 2b04 cmp r3, #4
|
||
8003614: bf18 it ne
|
||
8003616: 2500 movne r5, #0
|
||
8003618: 6832 ldr r2, [r6, #0]
|
||
800361a: f04f 0600 mov.w r6, #0
|
||
800361e: 68a3 ldr r3, [r4, #8]
|
||
8003620: bf08 it eq
|
||
8003622: 1aad subeq r5, r5, r2
|
||
8003624: 6922 ldr r2, [r4, #16]
|
||
8003626: bf08 it eq
|
||
8003628: ea25 75e5 biceq.w r5, r5, r5, asr #31
|
||
800362c: 4293 cmp r3, r2
|
||
800362e: bfc4 itt gt
|
||
8003630: 1a9b subgt r3, r3, r2
|
||
8003632: 18ed addgt r5, r5, r3
|
||
8003634: 341a adds r4, #26
|
||
8003636: 42b5 cmp r5, r6
|
||
8003638: d11a bne.n 8003670 <_printf_common+0xcc>
|
||
800363a: 2000 movs r0, #0
|
||
800363c: e008 b.n 8003650 <_printf_common+0xac>
|
||
800363e: 2301 movs r3, #1
|
||
8003640: 4652 mov r2, sl
|
||
8003642: 4649 mov r1, r9
|
||
8003644: 4638 mov r0, r7
|
||
8003646: 47c0 blx r8
|
||
8003648: 3001 adds r0, #1
|
||
800364a: d103 bne.n 8003654 <_printf_common+0xb0>
|
||
800364c: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8003650: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
|
||
8003654: 3501 adds r5, #1
|
||
8003656: e7c4 b.n 80035e2 <_printf_common+0x3e>
|
||
8003658: 2030 movs r0, #48 ; 0x30
|
||
800365a: 18e1 adds r1, r4, r3
|
||
800365c: f881 0043 strb.w r0, [r1, #67] ; 0x43
|
||
8003660: 1c5a adds r2, r3, #1
|
||
8003662: f894 1045 ldrb.w r1, [r4, #69] ; 0x45
|
||
8003666: 4422 add r2, r4
|
||
8003668: 3302 adds r3, #2
|
||
800366a: f882 1043 strb.w r1, [r2, #67] ; 0x43
|
||
800366e: e7c5 b.n 80035fc <_printf_common+0x58>
|
||
8003670: 2301 movs r3, #1
|
||
8003672: 4622 mov r2, r4
|
||
8003674: 4649 mov r1, r9
|
||
8003676: 4638 mov r0, r7
|
||
8003678: 47c0 blx r8
|
||
800367a: 3001 adds r0, #1
|
||
800367c: d0e6 beq.n 800364c <_printf_common+0xa8>
|
||
800367e: 3601 adds r6, #1
|
||
8003680: e7d9 b.n 8003636 <_printf_common+0x92>
|
||
...
|
||
|
||
08003684 <_printf_i>:
|
||
8003684: e92d 47ff stmdb sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
|
||
8003688: 460c mov r4, r1
|
||
800368a: 7e27 ldrb r7, [r4, #24]
|
||
800368c: 4691 mov r9, r2
|
||
800368e: 2f78 cmp r7, #120 ; 0x78
|
||
8003690: 4680 mov r8, r0
|
||
8003692: 469a mov sl, r3
|
||
8003694: 990c ldr r1, [sp, #48] ; 0x30
|
||
8003696: f104 0243 add.w r2, r4, #67 ; 0x43
|
||
800369a: d807 bhi.n 80036ac <_printf_i+0x28>
|
||
800369c: 2f62 cmp r7, #98 ; 0x62
|
||
800369e: d80a bhi.n 80036b6 <_printf_i+0x32>
|
||
80036a0: 2f00 cmp r7, #0
|
||
80036a2: f000 80d9 beq.w 8003858 <_printf_i+0x1d4>
|
||
80036a6: 2f58 cmp r7, #88 ; 0x58
|
||
80036a8: f000 80a4 beq.w 80037f4 <_printf_i+0x170>
|
||
80036ac: f104 0642 add.w r6, r4, #66 ; 0x42
|
||
80036b0: f884 7042 strb.w r7, [r4, #66] ; 0x42
|
||
80036b4: e03a b.n 800372c <_printf_i+0xa8>
|
||
80036b6: f1a7 0363 sub.w r3, r7, #99 ; 0x63
|
||
80036ba: 2b15 cmp r3, #21
|
||
80036bc: d8f6 bhi.n 80036ac <_printf_i+0x28>
|
||
80036be: a001 add r0, pc, #4 ; (adr r0, 80036c4 <_printf_i+0x40>)
|
||
80036c0: f850 f023 ldr.w pc, [r0, r3, lsl #2]
|
||
80036c4: 0800371d .word 0x0800371d
|
||
80036c8: 08003731 .word 0x08003731
|
||
80036cc: 080036ad .word 0x080036ad
|
||
80036d0: 080036ad .word 0x080036ad
|
||
80036d4: 080036ad .word 0x080036ad
|
||
80036d8: 080036ad .word 0x080036ad
|
||
80036dc: 08003731 .word 0x08003731
|
||
80036e0: 080036ad .word 0x080036ad
|
||
80036e4: 080036ad .word 0x080036ad
|
||
80036e8: 080036ad .word 0x080036ad
|
||
80036ec: 080036ad .word 0x080036ad
|
||
80036f0: 0800383f .word 0x0800383f
|
||
80036f4: 08003761 .word 0x08003761
|
||
80036f8: 08003821 .word 0x08003821
|
||
80036fc: 080036ad .word 0x080036ad
|
||
8003700: 080036ad .word 0x080036ad
|
||
8003704: 08003861 .word 0x08003861
|
||
8003708: 080036ad .word 0x080036ad
|
||
800370c: 08003761 .word 0x08003761
|
||
8003710: 080036ad .word 0x080036ad
|
||
8003714: 080036ad .word 0x080036ad
|
||
8003718: 08003829 .word 0x08003829
|
||
800371c: 680b ldr r3, [r1, #0]
|
||
800371e: f104 0642 add.w r6, r4, #66 ; 0x42
|
||
8003722: 1d1a adds r2, r3, #4
|
||
8003724: 681b ldr r3, [r3, #0]
|
||
8003726: 600a str r2, [r1, #0]
|
||
8003728: f884 3042 strb.w r3, [r4, #66] ; 0x42
|
||
800372c: 2301 movs r3, #1
|
||
800372e: e0a4 b.n 800387a <_printf_i+0x1f6>
|
||
8003730: 6825 ldr r5, [r4, #0]
|
||
8003732: 6808 ldr r0, [r1, #0]
|
||
8003734: 062e lsls r6, r5, #24
|
||
8003736: f100 0304 add.w r3, r0, #4
|
||
800373a: d50a bpl.n 8003752 <_printf_i+0xce>
|
||
800373c: 6805 ldr r5, [r0, #0]
|
||
800373e: 600b str r3, [r1, #0]
|
||
8003740: 2d00 cmp r5, #0
|
||
8003742: da03 bge.n 800374c <_printf_i+0xc8>
|
||
8003744: 232d movs r3, #45 ; 0x2d
|
||
8003746: 426d negs r5, r5
|
||
8003748: f884 3043 strb.w r3, [r4, #67] ; 0x43
|
||
800374c: 230a movs r3, #10
|
||
800374e: 485e ldr r0, [pc, #376] ; (80038c8 <_printf_i+0x244>)
|
||
8003750: e019 b.n 8003786 <_printf_i+0x102>
|
||
8003752: f015 0f40 tst.w r5, #64 ; 0x40
|
||
8003756: 6805 ldr r5, [r0, #0]
|
||
8003758: 600b str r3, [r1, #0]
|
||
800375a: bf18 it ne
|
||
800375c: b22d sxthne r5, r5
|
||
800375e: e7ef b.n 8003740 <_printf_i+0xbc>
|
||
8003760: 680b ldr r3, [r1, #0]
|
||
8003762: 6825 ldr r5, [r4, #0]
|
||
8003764: 1d18 adds r0, r3, #4
|
||
8003766: 6008 str r0, [r1, #0]
|
||
8003768: 0628 lsls r0, r5, #24
|
||
800376a: d501 bpl.n 8003770 <_printf_i+0xec>
|
||
800376c: 681d ldr r5, [r3, #0]
|
||
800376e: e002 b.n 8003776 <_printf_i+0xf2>
|
||
8003770: 0669 lsls r1, r5, #25
|
||
8003772: d5fb bpl.n 800376c <_printf_i+0xe8>
|
||
8003774: 881d ldrh r5, [r3, #0]
|
||
8003776: 2f6f cmp r7, #111 ; 0x6f
|
||
8003778: bf0c ite eq
|
||
800377a: 2308 moveq r3, #8
|
||
800377c: 230a movne r3, #10
|
||
800377e: 4852 ldr r0, [pc, #328] ; (80038c8 <_printf_i+0x244>)
|
||
8003780: 2100 movs r1, #0
|
||
8003782: f884 1043 strb.w r1, [r4, #67] ; 0x43
|
||
8003786: 6866 ldr r6, [r4, #4]
|
||
8003788: 2e00 cmp r6, #0
|
||
800378a: bfa8 it ge
|
||
800378c: 6821 ldrge r1, [r4, #0]
|
||
800378e: 60a6 str r6, [r4, #8]
|
||
8003790: bfa4 itt ge
|
||
8003792: f021 0104 bicge.w r1, r1, #4
|
||
8003796: 6021 strge r1, [r4, #0]
|
||
8003798: b90d cbnz r5, 800379e <_printf_i+0x11a>
|
||
800379a: 2e00 cmp r6, #0
|
||
800379c: d04d beq.n 800383a <_printf_i+0x1b6>
|
||
800379e: 4616 mov r6, r2
|
||
80037a0: fbb5 f1f3 udiv r1, r5, r3
|
||
80037a4: fb03 5711 mls r7, r3, r1, r5
|
||
80037a8: 5dc7 ldrb r7, [r0, r7]
|
||
80037aa: f806 7d01 strb.w r7, [r6, #-1]!
|
||
80037ae: 462f mov r7, r5
|
||
80037b0: 42bb cmp r3, r7
|
||
80037b2: 460d mov r5, r1
|
||
80037b4: d9f4 bls.n 80037a0 <_printf_i+0x11c>
|
||
80037b6: 2b08 cmp r3, #8
|
||
80037b8: d10b bne.n 80037d2 <_printf_i+0x14e>
|
||
80037ba: 6823 ldr r3, [r4, #0]
|
||
80037bc: 07df lsls r7, r3, #31
|
||
80037be: d508 bpl.n 80037d2 <_printf_i+0x14e>
|
||
80037c0: 6923 ldr r3, [r4, #16]
|
||
80037c2: 6861 ldr r1, [r4, #4]
|
||
80037c4: 4299 cmp r1, r3
|
||
80037c6: bfde ittt le
|
||
80037c8: 2330 movle r3, #48 ; 0x30
|
||
80037ca: f806 3c01 strble.w r3, [r6, #-1]
|
||
80037ce: f106 36ff addle.w r6, r6, #4294967295 ; 0xffffffff
|
||
80037d2: 1b92 subs r2, r2, r6
|
||
80037d4: 6122 str r2, [r4, #16]
|
||
80037d6: 464b mov r3, r9
|
||
80037d8: 4621 mov r1, r4
|
||
80037da: 4640 mov r0, r8
|
||
80037dc: f8cd a000 str.w sl, [sp]
|
||
80037e0: aa03 add r2, sp, #12
|
||
80037e2: f7ff fedf bl 80035a4 <_printf_common>
|
||
80037e6: 3001 adds r0, #1
|
||
80037e8: d14c bne.n 8003884 <_printf_i+0x200>
|
||
80037ea: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
80037ee: b004 add sp, #16
|
||
80037f0: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
|
||
80037f4: 4834 ldr r0, [pc, #208] ; (80038c8 <_printf_i+0x244>)
|
||
80037f6: f884 7045 strb.w r7, [r4, #69] ; 0x45
|
||
80037fa: 680e ldr r6, [r1, #0]
|
||
80037fc: 6823 ldr r3, [r4, #0]
|
||
80037fe: f856 5b04 ldr.w r5, [r6], #4
|
||
8003802: 061f lsls r7, r3, #24
|
||
8003804: 600e str r6, [r1, #0]
|
||
8003806: d514 bpl.n 8003832 <_printf_i+0x1ae>
|
||
8003808: 07d9 lsls r1, r3, #31
|
||
800380a: bf44 itt mi
|
||
800380c: f043 0320 orrmi.w r3, r3, #32
|
||
8003810: 6023 strmi r3, [r4, #0]
|
||
8003812: b91d cbnz r5, 800381c <_printf_i+0x198>
|
||
8003814: 6823 ldr r3, [r4, #0]
|
||
8003816: f023 0320 bic.w r3, r3, #32
|
||
800381a: 6023 str r3, [r4, #0]
|
||
800381c: 2310 movs r3, #16
|
||
800381e: e7af b.n 8003780 <_printf_i+0xfc>
|
||
8003820: 6823 ldr r3, [r4, #0]
|
||
8003822: f043 0320 orr.w r3, r3, #32
|
||
8003826: 6023 str r3, [r4, #0]
|
||
8003828: 2378 movs r3, #120 ; 0x78
|
||
800382a: 4828 ldr r0, [pc, #160] ; (80038cc <_printf_i+0x248>)
|
||
800382c: f884 3045 strb.w r3, [r4, #69] ; 0x45
|
||
8003830: e7e3 b.n 80037fa <_printf_i+0x176>
|
||
8003832: 065e lsls r6, r3, #25
|
||
8003834: bf48 it mi
|
||
8003836: b2ad uxthmi r5, r5
|
||
8003838: e7e6 b.n 8003808 <_printf_i+0x184>
|
||
800383a: 4616 mov r6, r2
|
||
800383c: e7bb b.n 80037b6 <_printf_i+0x132>
|
||
800383e: 680b ldr r3, [r1, #0]
|
||
8003840: 6826 ldr r6, [r4, #0]
|
||
8003842: 1d1d adds r5, r3, #4
|
||
8003844: 6960 ldr r0, [r4, #20]
|
||
8003846: 600d str r5, [r1, #0]
|
||
8003848: 0635 lsls r5, r6, #24
|
||
800384a: 681b ldr r3, [r3, #0]
|
||
800384c: d501 bpl.n 8003852 <_printf_i+0x1ce>
|
||
800384e: 6018 str r0, [r3, #0]
|
||
8003850: e002 b.n 8003858 <_printf_i+0x1d4>
|
||
8003852: 0671 lsls r1, r6, #25
|
||
8003854: d5fb bpl.n 800384e <_printf_i+0x1ca>
|
||
8003856: 8018 strh r0, [r3, #0]
|
||
8003858: 2300 movs r3, #0
|
||
800385a: 4616 mov r6, r2
|
||
800385c: 6123 str r3, [r4, #16]
|
||
800385e: e7ba b.n 80037d6 <_printf_i+0x152>
|
||
8003860: 680b ldr r3, [r1, #0]
|
||
8003862: 1d1a adds r2, r3, #4
|
||
8003864: 600a str r2, [r1, #0]
|
||
8003866: 681e ldr r6, [r3, #0]
|
||
8003868: 2100 movs r1, #0
|
||
800386a: 4630 mov r0, r6
|
||
800386c: 6862 ldr r2, [r4, #4]
|
||
800386e: f000 fec1 bl 80045f4 <memchr>
|
||
8003872: b108 cbz r0, 8003878 <_printf_i+0x1f4>
|
||
8003874: 1b80 subs r0, r0, r6
|
||
8003876: 6060 str r0, [r4, #4]
|
||
8003878: 6863 ldr r3, [r4, #4]
|
||
800387a: 6123 str r3, [r4, #16]
|
||
800387c: 2300 movs r3, #0
|
||
800387e: f884 3043 strb.w r3, [r4, #67] ; 0x43
|
||
8003882: e7a8 b.n 80037d6 <_printf_i+0x152>
|
||
8003884: 4632 mov r2, r6
|
||
8003886: 4649 mov r1, r9
|
||
8003888: 4640 mov r0, r8
|
||
800388a: 6923 ldr r3, [r4, #16]
|
||
800388c: 47d0 blx sl
|
||
800388e: 3001 adds r0, #1
|
||
8003890: d0ab beq.n 80037ea <_printf_i+0x166>
|
||
8003892: 6823 ldr r3, [r4, #0]
|
||
8003894: 079b lsls r3, r3, #30
|
||
8003896: d413 bmi.n 80038c0 <_printf_i+0x23c>
|
||
8003898: 68e0 ldr r0, [r4, #12]
|
||
800389a: 9b03 ldr r3, [sp, #12]
|
||
800389c: 4298 cmp r0, r3
|
||
800389e: bfb8 it lt
|
||
80038a0: 4618 movlt r0, r3
|
||
80038a2: e7a4 b.n 80037ee <_printf_i+0x16a>
|
||
80038a4: 2301 movs r3, #1
|
||
80038a6: 4632 mov r2, r6
|
||
80038a8: 4649 mov r1, r9
|
||
80038aa: 4640 mov r0, r8
|
||
80038ac: 47d0 blx sl
|
||
80038ae: 3001 adds r0, #1
|
||
80038b0: d09b beq.n 80037ea <_printf_i+0x166>
|
||
80038b2: 3501 adds r5, #1
|
||
80038b4: 68e3 ldr r3, [r4, #12]
|
||
80038b6: 9903 ldr r1, [sp, #12]
|
||
80038b8: 1a5b subs r3, r3, r1
|
||
80038ba: 42ab cmp r3, r5
|
||
80038bc: dcf2 bgt.n 80038a4 <_printf_i+0x220>
|
||
80038be: e7eb b.n 8003898 <_printf_i+0x214>
|
||
80038c0: 2500 movs r5, #0
|
||
80038c2: f104 0619 add.w r6, r4, #25
|
||
80038c6: e7f5 b.n 80038b4 <_printf_i+0x230>
|
||
80038c8: 08006332 .word 0x08006332
|
||
80038cc: 08006343 .word 0x08006343
|
||
|
||
080038d0 <_sbrk_r>:
|
||
80038d0: b538 push {r3, r4, r5, lr}
|
||
80038d2: 2300 movs r3, #0
|
||
80038d4: 4d05 ldr r5, [pc, #20] ; (80038ec <_sbrk_r+0x1c>)
|
||
80038d6: 4604 mov r4, r0
|
||
80038d8: 4608 mov r0, r1
|
||
80038da: 602b str r3, [r5, #0]
|
||
80038dc: f7fd fb94 bl 8001008 <_sbrk>
|
||
80038e0: 1c43 adds r3, r0, #1
|
||
80038e2: d102 bne.n 80038ea <_sbrk_r+0x1a>
|
||
80038e4: 682b ldr r3, [r5, #0]
|
||
80038e6: b103 cbz r3, 80038ea <_sbrk_r+0x1a>
|
||
80038e8: 6023 str r3, [r4, #0]
|
||
80038ea: bd38 pop {r3, r4, r5, pc}
|
||
80038ec: 20000260 .word 0x20000260
|
||
|
||
080038f0 <quorem>:
|
||
80038f0: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
|
||
80038f4: 6903 ldr r3, [r0, #16]
|
||
80038f6: 690c ldr r4, [r1, #16]
|
||
80038f8: 4607 mov r7, r0
|
||
80038fa: 42a3 cmp r3, r4
|
||
80038fc: f2c0 8083 blt.w 8003a06 <quorem+0x116>
|
||
8003900: 3c01 subs r4, #1
|
||
8003902: f100 0514 add.w r5, r0, #20
|
||
8003906: f101 0814 add.w r8, r1, #20
|
||
800390a: eb05 0384 add.w r3, r5, r4, lsl #2
|
||
800390e: 9301 str r3, [sp, #4]
|
||
8003910: f858 3024 ldr.w r3, [r8, r4, lsl #2]
|
||
8003914: f855 2024 ldr.w r2, [r5, r4, lsl #2]
|
||
8003918: 3301 adds r3, #1
|
||
800391a: 429a cmp r2, r3
|
||
800391c: fbb2 f6f3 udiv r6, r2, r3
|
||
8003920: ea4f 0b84 mov.w fp, r4, lsl #2
|
||
8003924: eb08 0984 add.w r9, r8, r4, lsl #2
|
||
8003928: d332 bcc.n 8003990 <quorem+0xa0>
|
||
800392a: f04f 0e00 mov.w lr, #0
|
||
800392e: 4640 mov r0, r8
|
||
8003930: 46ac mov ip, r5
|
||
8003932: 46f2 mov sl, lr
|
||
8003934: f850 2b04 ldr.w r2, [r0], #4
|
||
8003938: b293 uxth r3, r2
|
||
800393a: fb06 e303 mla r3, r6, r3, lr
|
||
800393e: 0c12 lsrs r2, r2, #16
|
||
8003940: ea4f 4e13 mov.w lr, r3, lsr #16
|
||
8003944: fb06 e202 mla r2, r6, r2, lr
|
||
8003948: b29b uxth r3, r3
|
||
800394a: ebaa 0303 sub.w r3, sl, r3
|
||
800394e: f8dc a000 ldr.w sl, [ip]
|
||
8003952: ea4f 4e12 mov.w lr, r2, lsr #16
|
||
8003956: fa1f fa8a uxth.w sl, sl
|
||
800395a: 4453 add r3, sl
|
||
800395c: fa1f fa82 uxth.w sl, r2
|
||
8003960: f8dc 2000 ldr.w r2, [ip]
|
||
8003964: 4581 cmp r9, r0
|
||
8003966: ebca 4212 rsb r2, sl, r2, lsr #16
|
||
800396a: eb02 4223 add.w r2, r2, r3, asr #16
|
||
800396e: b29b uxth r3, r3
|
||
8003970: ea43 4302 orr.w r3, r3, r2, lsl #16
|
||
8003974: ea4f 4a22 mov.w sl, r2, asr #16
|
||
8003978: f84c 3b04 str.w r3, [ip], #4
|
||
800397c: d2da bcs.n 8003934 <quorem+0x44>
|
||
800397e: f855 300b ldr.w r3, [r5, fp]
|
||
8003982: b92b cbnz r3, 8003990 <quorem+0xa0>
|
||
8003984: 9b01 ldr r3, [sp, #4]
|
||
8003986: 3b04 subs r3, #4
|
||
8003988: 429d cmp r5, r3
|
||
800398a: 461a mov r2, r3
|
||
800398c: d32f bcc.n 80039ee <quorem+0xfe>
|
||
800398e: 613c str r4, [r7, #16]
|
||
8003990: 4638 mov r0, r7
|
||
8003992: f001 f8d1 bl 8004b38 <__mcmp>
|
||
8003996: 2800 cmp r0, #0
|
||
8003998: db25 blt.n 80039e6 <quorem+0xf6>
|
||
800399a: 4628 mov r0, r5
|
||
800399c: f04f 0c00 mov.w ip, #0
|
||
80039a0: 3601 adds r6, #1
|
||
80039a2: f858 1b04 ldr.w r1, [r8], #4
|
||
80039a6: f8d0 e000 ldr.w lr, [r0]
|
||
80039aa: b28b uxth r3, r1
|
||
80039ac: ebac 0303 sub.w r3, ip, r3
|
||
80039b0: fa1f f28e uxth.w r2, lr
|
||
80039b4: 4413 add r3, r2
|
||
80039b6: 0c0a lsrs r2, r1, #16
|
||
80039b8: ebc2 421e rsb r2, r2, lr, lsr #16
|
||
80039bc: eb02 4223 add.w r2, r2, r3, asr #16
|
||
80039c0: b29b uxth r3, r3
|
||
80039c2: ea43 4302 orr.w r3, r3, r2, lsl #16
|
||
80039c6: 45c1 cmp r9, r8
|
||
80039c8: ea4f 4c22 mov.w ip, r2, asr #16
|
||
80039cc: f840 3b04 str.w r3, [r0], #4
|
||
80039d0: d2e7 bcs.n 80039a2 <quorem+0xb2>
|
||
80039d2: f855 2024 ldr.w r2, [r5, r4, lsl #2]
|
||
80039d6: eb05 0384 add.w r3, r5, r4, lsl #2
|
||
80039da: b922 cbnz r2, 80039e6 <quorem+0xf6>
|
||
80039dc: 3b04 subs r3, #4
|
||
80039de: 429d cmp r5, r3
|
||
80039e0: 461a mov r2, r3
|
||
80039e2: d30a bcc.n 80039fa <quorem+0x10a>
|
||
80039e4: 613c str r4, [r7, #16]
|
||
80039e6: 4630 mov r0, r6
|
||
80039e8: b003 add sp, #12
|
||
80039ea: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
|
||
80039ee: 6812 ldr r2, [r2, #0]
|
||
80039f0: 3b04 subs r3, #4
|
||
80039f2: 2a00 cmp r2, #0
|
||
80039f4: d1cb bne.n 800398e <quorem+0x9e>
|
||
80039f6: 3c01 subs r4, #1
|
||
80039f8: e7c6 b.n 8003988 <quorem+0x98>
|
||
80039fa: 6812 ldr r2, [r2, #0]
|
||
80039fc: 3b04 subs r3, #4
|
||
80039fe: 2a00 cmp r2, #0
|
||
8003a00: d1f0 bne.n 80039e4 <quorem+0xf4>
|
||
8003a02: 3c01 subs r4, #1
|
||
8003a04: e7eb b.n 80039de <quorem+0xee>
|
||
8003a06: 2000 movs r0, #0
|
||
8003a08: e7ee b.n 80039e8 <quorem+0xf8>
|
||
8003a0a: 0000 movs r0, r0
|
||
8003a0c: 0000 movs r0, r0
|
||
...
|
||
|
||
08003a10 <_dtoa_r>:
|
||
8003a10: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
|
||
8003a14: 4616 mov r6, r2
|
||
8003a16: 461f mov r7, r3
|
||
8003a18: 6a44 ldr r4, [r0, #36] ; 0x24
|
||
8003a1a: b099 sub sp, #100 ; 0x64
|
||
8003a1c: 4605 mov r5, r0
|
||
8003a1e: e9cd 6704 strd r6, r7, [sp, #16]
|
||
8003a22: f8dd 8094 ldr.w r8, [sp, #148] ; 0x94
|
||
8003a26: b974 cbnz r4, 8003a46 <_dtoa_r+0x36>
|
||
8003a28: 2010 movs r0, #16
|
||
8003a2a: f7ff fa3b bl 8002ea4 <malloc>
|
||
8003a2e: 4602 mov r2, r0
|
||
8003a30: 6268 str r0, [r5, #36] ; 0x24
|
||
8003a32: b920 cbnz r0, 8003a3e <_dtoa_r+0x2e>
|
||
8003a34: 21ea movs r1, #234 ; 0xea
|
||
8003a36: 4bae ldr r3, [pc, #696] ; (8003cf0 <_dtoa_r+0x2e0>)
|
||
8003a38: 48ae ldr r0, [pc, #696] ; (8003cf4 <_dtoa_r+0x2e4>)
|
||
8003a3a: f001 f993 bl 8004d64 <__assert_func>
|
||
8003a3e: e9c0 4401 strd r4, r4, [r0, #4]
|
||
8003a42: 6004 str r4, [r0, #0]
|
||
8003a44: 60c4 str r4, [r0, #12]
|
||
8003a46: 6a6b ldr r3, [r5, #36] ; 0x24
|
||
8003a48: 6819 ldr r1, [r3, #0]
|
||
8003a4a: b151 cbz r1, 8003a62 <_dtoa_r+0x52>
|
||
8003a4c: 685a ldr r2, [r3, #4]
|
||
8003a4e: 2301 movs r3, #1
|
||
8003a50: 4093 lsls r3, r2
|
||
8003a52: 604a str r2, [r1, #4]
|
||
8003a54: 608b str r3, [r1, #8]
|
||
8003a56: 4628 mov r0, r5
|
||
8003a58: f000 fe34 bl 80046c4 <_Bfree>
|
||
8003a5c: 2200 movs r2, #0
|
||
8003a5e: 6a6b ldr r3, [r5, #36] ; 0x24
|
||
8003a60: 601a str r2, [r3, #0]
|
||
8003a62: 1e3b subs r3, r7, #0
|
||
8003a64: bfaf iteee ge
|
||
8003a66: 2300 movge r3, #0
|
||
8003a68: 2201 movlt r2, #1
|
||
8003a6a: f023 4300 biclt.w r3, r3, #2147483648 ; 0x80000000
|
||
8003a6e: 9305 strlt r3, [sp, #20]
|
||
8003a70: bfa8 it ge
|
||
8003a72: f8c8 3000 strge.w r3, [r8]
|
||
8003a76: f8dd 9014 ldr.w r9, [sp, #20]
|
||
8003a7a: 4b9f ldr r3, [pc, #636] ; (8003cf8 <_dtoa_r+0x2e8>)
|
||
8003a7c: bfb8 it lt
|
||
8003a7e: f8c8 2000 strlt.w r2, [r8]
|
||
8003a82: ea33 0309 bics.w r3, r3, r9
|
||
8003a86: d119 bne.n 8003abc <_dtoa_r+0xac>
|
||
8003a88: f242 730f movw r3, #9999 ; 0x270f
|
||
8003a8c: 9a24 ldr r2, [sp, #144] ; 0x90
|
||
8003a8e: 6013 str r3, [r2, #0]
|
||
8003a90: f3c9 0313 ubfx r3, r9, #0, #20
|
||
8003a94: 4333 orrs r3, r6
|
||
8003a96: f000 8580 beq.w 800459a <_dtoa_r+0xb8a>
|
||
8003a9a: 9b26 ldr r3, [sp, #152] ; 0x98
|
||
8003a9c: b953 cbnz r3, 8003ab4 <_dtoa_r+0xa4>
|
||
8003a9e: 4b97 ldr r3, [pc, #604] ; (8003cfc <_dtoa_r+0x2ec>)
|
||
8003aa0: e022 b.n 8003ae8 <_dtoa_r+0xd8>
|
||
8003aa2: 4b97 ldr r3, [pc, #604] ; (8003d00 <_dtoa_r+0x2f0>)
|
||
8003aa4: 9308 str r3, [sp, #32]
|
||
8003aa6: 3308 adds r3, #8
|
||
8003aa8: 9a26 ldr r2, [sp, #152] ; 0x98
|
||
8003aaa: 6013 str r3, [r2, #0]
|
||
8003aac: 9808 ldr r0, [sp, #32]
|
||
8003aae: b019 add sp, #100 ; 0x64
|
||
8003ab0: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
|
||
8003ab4: 4b91 ldr r3, [pc, #580] ; (8003cfc <_dtoa_r+0x2ec>)
|
||
8003ab6: 9308 str r3, [sp, #32]
|
||
8003ab8: 3303 adds r3, #3
|
||
8003aba: e7f5 b.n 8003aa8 <_dtoa_r+0x98>
|
||
8003abc: e9dd 3404 ldrd r3, r4, [sp, #16]
|
||
8003ac0: e9cd 340c strd r3, r4, [sp, #48] ; 0x30
|
||
8003ac4: e9dd 010c ldrd r0, r1, [sp, #48] ; 0x30
|
||
8003ac8: 2200 movs r2, #0
|
||
8003aca: 2300 movs r3, #0
|
||
8003acc: f7fc ffd8 bl 8000a80 <__aeabi_dcmpeq>
|
||
8003ad0: 4680 mov r8, r0
|
||
8003ad2: b158 cbz r0, 8003aec <_dtoa_r+0xdc>
|
||
8003ad4: 2301 movs r3, #1
|
||
8003ad6: 9a24 ldr r2, [sp, #144] ; 0x90
|
||
8003ad8: 6013 str r3, [r2, #0]
|
||
8003ada: 9b26 ldr r3, [sp, #152] ; 0x98
|
||
8003adc: 2b00 cmp r3, #0
|
||
8003ade: f000 8559 beq.w 8004594 <_dtoa_r+0xb84>
|
||
8003ae2: 4888 ldr r0, [pc, #544] ; (8003d04 <_dtoa_r+0x2f4>)
|
||
8003ae4: 6018 str r0, [r3, #0]
|
||
8003ae6: 1e43 subs r3, r0, #1
|
||
8003ae8: 9308 str r3, [sp, #32]
|
||
8003aea: e7df b.n 8003aac <_dtoa_r+0x9c>
|
||
8003aec: ab16 add r3, sp, #88 ; 0x58
|
||
8003aee: 9301 str r3, [sp, #4]
|
||
8003af0: ab17 add r3, sp, #92 ; 0x5c
|
||
8003af2: 9300 str r3, [sp, #0]
|
||
8003af4: 4628 mov r0, r5
|
||
8003af6: e9dd 230c ldrd r2, r3, [sp, #48] ; 0x30
|
||
8003afa: f001 f8c9 bl 8004c90 <__d2b>
|
||
8003afe: f3c9 540a ubfx r4, r9, #20, #11
|
||
8003b02: 4682 mov sl, r0
|
||
8003b04: 2c00 cmp r4, #0
|
||
8003b06: d07e beq.n 8003c06 <_dtoa_r+0x1f6>
|
||
8003b08: e9dd 010c ldrd r0, r1, [sp, #48] ; 0x30
|
||
8003b0c: 9b0d ldr r3, [sp, #52] ; 0x34
|
||
8003b0e: f2a4 34ff subw r4, r4, #1023 ; 0x3ff
|
||
8003b12: f3c3 0313 ubfx r3, r3, #0, #20
|
||
8003b16: f043 517f orr.w r1, r3, #1069547520 ; 0x3fc00000
|
||
8003b1a: f441 1140 orr.w r1, r1, #3145728 ; 0x300000
|
||
8003b1e: f8cd 804c str.w r8, [sp, #76] ; 0x4c
|
||
8003b22: 2200 movs r2, #0
|
||
8003b24: 4b78 ldr r3, [pc, #480] ; (8003d08 <_dtoa_r+0x2f8>)
|
||
8003b26: f7fc fb8b bl 8000240 <__aeabi_dsub>
|
||
8003b2a: a36b add r3, pc, #428 ; (adr r3, 8003cd8 <_dtoa_r+0x2c8>)
|
||
8003b2c: e9d3 2300 ldrd r2, r3, [r3]
|
||
8003b30: f7fc fd3e bl 80005b0 <__aeabi_dmul>
|
||
8003b34: a36a add r3, pc, #424 ; (adr r3, 8003ce0 <_dtoa_r+0x2d0>)
|
||
8003b36: e9d3 2300 ldrd r2, r3, [r3]
|
||
8003b3a: f7fc fb83 bl 8000244 <__adddf3>
|
||
8003b3e: 4606 mov r6, r0
|
||
8003b40: 4620 mov r0, r4
|
||
8003b42: 460f mov r7, r1
|
||
8003b44: f7fc fcca bl 80004dc <__aeabi_i2d>
|
||
8003b48: a367 add r3, pc, #412 ; (adr r3, 8003ce8 <_dtoa_r+0x2d8>)
|
||
8003b4a: e9d3 2300 ldrd r2, r3, [r3]
|
||
8003b4e: f7fc fd2f bl 80005b0 <__aeabi_dmul>
|
||
8003b52: 4602 mov r2, r0
|
||
8003b54: 460b mov r3, r1
|
||
8003b56: 4630 mov r0, r6
|
||
8003b58: 4639 mov r1, r7
|
||
8003b5a: f7fc fb73 bl 8000244 <__adddf3>
|
||
8003b5e: 4606 mov r6, r0
|
||
8003b60: 460f mov r7, r1
|
||
8003b62: f7fc ffd5 bl 8000b10 <__aeabi_d2iz>
|
||
8003b66: 2200 movs r2, #0
|
||
8003b68: 4681 mov r9, r0
|
||
8003b6a: 2300 movs r3, #0
|
||
8003b6c: 4630 mov r0, r6
|
||
8003b6e: 4639 mov r1, r7
|
||
8003b70: f7fc ff90 bl 8000a94 <__aeabi_dcmplt>
|
||
8003b74: b148 cbz r0, 8003b8a <_dtoa_r+0x17a>
|
||
8003b76: 4648 mov r0, r9
|
||
8003b78: f7fc fcb0 bl 80004dc <__aeabi_i2d>
|
||
8003b7c: 4632 mov r2, r6
|
||
8003b7e: 463b mov r3, r7
|
||
8003b80: f7fc ff7e bl 8000a80 <__aeabi_dcmpeq>
|
||
8003b84: b908 cbnz r0, 8003b8a <_dtoa_r+0x17a>
|
||
8003b86: f109 39ff add.w r9, r9, #4294967295 ; 0xffffffff
|
||
8003b8a: f1b9 0f16 cmp.w r9, #22
|
||
8003b8e: d857 bhi.n 8003c40 <_dtoa_r+0x230>
|
||
8003b90: e9dd 010c ldrd r0, r1, [sp, #48] ; 0x30
|
||
8003b94: 4b5d ldr r3, [pc, #372] ; (8003d0c <_dtoa_r+0x2fc>)
|
||
8003b96: eb03 03c9 add.w r3, r3, r9, lsl #3
|
||
8003b9a: e9d3 2300 ldrd r2, r3, [r3]
|
||
8003b9e: f7fc ff79 bl 8000a94 <__aeabi_dcmplt>
|
||
8003ba2: 2800 cmp r0, #0
|
||
8003ba4: d04e beq.n 8003c44 <_dtoa_r+0x234>
|
||
8003ba6: 2300 movs r3, #0
|
||
8003ba8: f109 39ff add.w r9, r9, #4294967295 ; 0xffffffff
|
||
8003bac: 930f str r3, [sp, #60] ; 0x3c
|
||
8003bae: 9b16 ldr r3, [sp, #88] ; 0x58
|
||
8003bb0: 1b1c subs r4, r3, r4
|
||
8003bb2: 1e63 subs r3, r4, #1
|
||
8003bb4: 9309 str r3, [sp, #36] ; 0x24
|
||
8003bb6: bf49 itett mi
|
||
8003bb8: f1c4 0301 rsbmi r3, r4, #1
|
||
8003bbc: 2300 movpl r3, #0
|
||
8003bbe: 9306 strmi r3, [sp, #24]
|
||
8003bc0: 2300 movmi r3, #0
|
||
8003bc2: bf54 ite pl
|
||
8003bc4: 9306 strpl r3, [sp, #24]
|
||
8003bc6: 9309 strmi r3, [sp, #36] ; 0x24
|
||
8003bc8: f1b9 0f00 cmp.w r9, #0
|
||
8003bcc: db3c blt.n 8003c48 <_dtoa_r+0x238>
|
||
8003bce: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
8003bd0: f8cd 9038 str.w r9, [sp, #56] ; 0x38
|
||
8003bd4: 444b add r3, r9
|
||
8003bd6: 9309 str r3, [sp, #36] ; 0x24
|
||
8003bd8: 2300 movs r3, #0
|
||
8003bda: 930a str r3, [sp, #40] ; 0x28
|
||
8003bdc: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
8003bde: 2b09 cmp r3, #9
|
||
8003be0: d86c bhi.n 8003cbc <_dtoa_r+0x2ac>
|
||
8003be2: 2b05 cmp r3, #5
|
||
8003be4: bfc4 itt gt
|
||
8003be6: 3b04 subgt r3, #4
|
||
8003be8: 9322 strgt r3, [sp, #136] ; 0x88
|
||
8003bea: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
8003bec: bfc8 it gt
|
||
8003bee: 2400 movgt r4, #0
|
||
8003bf0: f1a3 0302 sub.w r3, r3, #2
|
||
8003bf4: bfd8 it le
|
||
8003bf6: 2401 movle r4, #1
|
||
8003bf8: 2b03 cmp r3, #3
|
||
8003bfa: f200 808b bhi.w 8003d14 <_dtoa_r+0x304>
|
||
8003bfe: e8df f003 tbb [pc, r3]
|
||
8003c02: 4f2d .short 0x4f2d
|
||
8003c04: 5b4d .short 0x5b4d
|
||
8003c06: e9dd 4316 ldrd r4, r3, [sp, #88] ; 0x58
|
||
8003c0a: 441c add r4, r3
|
||
8003c0c: f204 4332 addw r3, r4, #1074 ; 0x432
|
||
8003c10: 2b20 cmp r3, #32
|
||
8003c12: bfc3 ittte gt
|
||
8003c14: f1c3 0340 rsbgt r3, r3, #64 ; 0x40
|
||
8003c18: f204 4012 addwgt r0, r4, #1042 ; 0x412
|
||
8003c1c: fa09 f303 lslgt.w r3, r9, r3
|
||
8003c20: f1c3 0320 rsble r3, r3, #32
|
||
8003c24: bfc6 itte gt
|
||
8003c26: fa26 f000 lsrgt.w r0, r6, r0
|
||
8003c2a: 4318 orrgt r0, r3
|
||
8003c2c: fa06 f003 lslle.w r0, r6, r3
|
||
8003c30: f7fc fc44 bl 80004bc <__aeabi_ui2d>
|
||
8003c34: 2301 movs r3, #1
|
||
8003c36: f1a1 71f8 sub.w r1, r1, #32505856 ; 0x1f00000
|
||
8003c3a: 3c01 subs r4, #1
|
||
8003c3c: 9313 str r3, [sp, #76] ; 0x4c
|
||
8003c3e: e770 b.n 8003b22 <_dtoa_r+0x112>
|
||
8003c40: 2301 movs r3, #1
|
||
8003c42: e7b3 b.n 8003bac <_dtoa_r+0x19c>
|
||
8003c44: 900f str r0, [sp, #60] ; 0x3c
|
||
8003c46: e7b2 b.n 8003bae <_dtoa_r+0x19e>
|
||
8003c48: 9b06 ldr r3, [sp, #24]
|
||
8003c4a: eba3 0309 sub.w r3, r3, r9
|
||
8003c4e: 9306 str r3, [sp, #24]
|
||
8003c50: f1c9 0300 rsb r3, r9, #0
|
||
8003c54: 930a str r3, [sp, #40] ; 0x28
|
||
8003c56: 2300 movs r3, #0
|
||
8003c58: 930e str r3, [sp, #56] ; 0x38
|
||
8003c5a: e7bf b.n 8003bdc <_dtoa_r+0x1cc>
|
||
8003c5c: 2300 movs r3, #0
|
||
8003c5e: 930b str r3, [sp, #44] ; 0x2c
|
||
8003c60: 9b23 ldr r3, [sp, #140] ; 0x8c
|
||
8003c62: 2b00 cmp r3, #0
|
||
8003c64: dc59 bgt.n 8003d1a <_dtoa_r+0x30a>
|
||
8003c66: f04f 0b01 mov.w fp, #1
|
||
8003c6a: 465b mov r3, fp
|
||
8003c6c: f8cd b008 str.w fp, [sp, #8]
|
||
8003c70: f8cd b08c str.w fp, [sp, #140] ; 0x8c
|
||
8003c74: 2200 movs r2, #0
|
||
8003c76: 6a68 ldr r0, [r5, #36] ; 0x24
|
||
8003c78: 6042 str r2, [r0, #4]
|
||
8003c7a: 2204 movs r2, #4
|
||
8003c7c: f102 0614 add.w r6, r2, #20
|
||
8003c80: 429e cmp r6, r3
|
||
8003c82: 6841 ldr r1, [r0, #4]
|
||
8003c84: d94f bls.n 8003d26 <_dtoa_r+0x316>
|
||
8003c86: 4628 mov r0, r5
|
||
8003c88: f000 fcdc bl 8004644 <_Balloc>
|
||
8003c8c: 9008 str r0, [sp, #32]
|
||
8003c8e: 2800 cmp r0, #0
|
||
8003c90: d14d bne.n 8003d2e <_dtoa_r+0x31e>
|
||
8003c92: 4602 mov r2, r0
|
||
8003c94: f44f 71d5 mov.w r1, #426 ; 0x1aa
|
||
8003c98: 4b1d ldr r3, [pc, #116] ; (8003d10 <_dtoa_r+0x300>)
|
||
8003c9a: e6cd b.n 8003a38 <_dtoa_r+0x28>
|
||
8003c9c: 2301 movs r3, #1
|
||
8003c9e: e7de b.n 8003c5e <_dtoa_r+0x24e>
|
||
8003ca0: 2300 movs r3, #0
|
||
8003ca2: 930b str r3, [sp, #44] ; 0x2c
|
||
8003ca4: 9b23 ldr r3, [sp, #140] ; 0x8c
|
||
8003ca6: eb09 0b03 add.w fp, r9, r3
|
||
8003caa: f10b 0301 add.w r3, fp, #1
|
||
8003cae: 2b01 cmp r3, #1
|
||
8003cb0: 9302 str r3, [sp, #8]
|
||
8003cb2: bfb8 it lt
|
||
8003cb4: 2301 movlt r3, #1
|
||
8003cb6: e7dd b.n 8003c74 <_dtoa_r+0x264>
|
||
8003cb8: 2301 movs r3, #1
|
||
8003cba: e7f2 b.n 8003ca2 <_dtoa_r+0x292>
|
||
8003cbc: 2401 movs r4, #1
|
||
8003cbe: 2300 movs r3, #0
|
||
8003cc0: 940b str r4, [sp, #44] ; 0x2c
|
||
8003cc2: 9322 str r3, [sp, #136] ; 0x88
|
||
8003cc4: f04f 3bff mov.w fp, #4294967295 ; 0xffffffff
|
||
8003cc8: 2200 movs r2, #0
|
||
8003cca: 2312 movs r3, #18
|
||
8003ccc: f8cd b008 str.w fp, [sp, #8]
|
||
8003cd0: 9223 str r2, [sp, #140] ; 0x8c
|
||
8003cd2: e7cf b.n 8003c74 <_dtoa_r+0x264>
|
||
8003cd4: f3af 8000 nop.w
|
||
8003cd8: 636f4361 .word 0x636f4361
|
||
8003cdc: 3fd287a7 .word 0x3fd287a7
|
||
8003ce0: 8b60c8b3 .word 0x8b60c8b3
|
||
8003ce4: 3fc68a28 .word 0x3fc68a28
|
||
8003ce8: 509f79fb .word 0x509f79fb
|
||
8003cec: 3fd34413 .word 0x3fd34413
|
||
8003cf0: 08006361 .word 0x08006361
|
||
8003cf4: 08006378 .word 0x08006378
|
||
8003cf8: 7ff00000 .word 0x7ff00000
|
||
8003cfc: 0800635d .word 0x0800635d
|
||
8003d00: 08006354 .word 0x08006354
|
||
8003d04: 08006331 .word 0x08006331
|
||
8003d08: 3ff80000 .word 0x3ff80000
|
||
8003d0c: 08006470 .word 0x08006470
|
||
8003d10: 080063d7 .word 0x080063d7
|
||
8003d14: 2301 movs r3, #1
|
||
8003d16: 930b str r3, [sp, #44] ; 0x2c
|
||
8003d18: e7d4 b.n 8003cc4 <_dtoa_r+0x2b4>
|
||
8003d1a: f8dd b08c ldr.w fp, [sp, #140] ; 0x8c
|
||
8003d1e: 465b mov r3, fp
|
||
8003d20: f8cd b008 str.w fp, [sp, #8]
|
||
8003d24: e7a6 b.n 8003c74 <_dtoa_r+0x264>
|
||
8003d26: 3101 adds r1, #1
|
||
8003d28: 6041 str r1, [r0, #4]
|
||
8003d2a: 0052 lsls r2, r2, #1
|
||
8003d2c: e7a6 b.n 8003c7c <_dtoa_r+0x26c>
|
||
8003d2e: 6a6b ldr r3, [r5, #36] ; 0x24
|
||
8003d30: 9a08 ldr r2, [sp, #32]
|
||
8003d32: 601a str r2, [r3, #0]
|
||
8003d34: 9b02 ldr r3, [sp, #8]
|
||
8003d36: 2b0e cmp r3, #14
|
||
8003d38: f200 80a8 bhi.w 8003e8c <_dtoa_r+0x47c>
|
||
8003d3c: 2c00 cmp r4, #0
|
||
8003d3e: f000 80a5 beq.w 8003e8c <_dtoa_r+0x47c>
|
||
8003d42: f1b9 0f00 cmp.w r9, #0
|
||
8003d46: dd34 ble.n 8003db2 <_dtoa_r+0x3a2>
|
||
8003d48: 4a9a ldr r2, [pc, #616] ; (8003fb4 <_dtoa_r+0x5a4>)
|
||
8003d4a: f009 030f and.w r3, r9, #15
|
||
8003d4e: eb02 03c3 add.w r3, r2, r3, lsl #3
|
||
8003d52: f419 7f80 tst.w r9, #256 ; 0x100
|
||
8003d56: e9d3 3400 ldrd r3, r4, [r3]
|
||
8003d5a: e9cd 3410 strd r3, r4, [sp, #64] ; 0x40
|
||
8003d5e: ea4f 1429 mov.w r4, r9, asr #4
|
||
8003d62: d016 beq.n 8003d92 <_dtoa_r+0x382>
|
||
8003d64: e9dd 010c ldrd r0, r1, [sp, #48] ; 0x30
|
||
8003d68: 4b93 ldr r3, [pc, #588] ; (8003fb8 <_dtoa_r+0x5a8>)
|
||
8003d6a: 2703 movs r7, #3
|
||
8003d6c: e9d3 2308 ldrd r2, r3, [r3, #32]
|
||
8003d70: f7fc fd48 bl 8000804 <__aeabi_ddiv>
|
||
8003d74: e9cd 0104 strd r0, r1, [sp, #16]
|
||
8003d78: f004 040f and.w r4, r4, #15
|
||
8003d7c: 4e8e ldr r6, [pc, #568] ; (8003fb8 <_dtoa_r+0x5a8>)
|
||
8003d7e: b954 cbnz r4, 8003d96 <_dtoa_r+0x386>
|
||
8003d80: e9dd 2310 ldrd r2, r3, [sp, #64] ; 0x40
|
||
8003d84: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003d88: f7fc fd3c bl 8000804 <__aeabi_ddiv>
|
||
8003d8c: e9cd 0104 strd r0, r1, [sp, #16]
|
||
8003d90: e029 b.n 8003de6 <_dtoa_r+0x3d6>
|
||
8003d92: 2702 movs r7, #2
|
||
8003d94: e7f2 b.n 8003d7c <_dtoa_r+0x36c>
|
||
8003d96: 07e1 lsls r1, r4, #31
|
||
8003d98: d508 bpl.n 8003dac <_dtoa_r+0x39c>
|
||
8003d9a: e9dd 0110 ldrd r0, r1, [sp, #64] ; 0x40
|
||
8003d9e: e9d6 2300 ldrd r2, r3, [r6]
|
||
8003da2: f7fc fc05 bl 80005b0 <__aeabi_dmul>
|
||
8003da6: e9cd 0110 strd r0, r1, [sp, #64] ; 0x40
|
||
8003daa: 3701 adds r7, #1
|
||
8003dac: 1064 asrs r4, r4, #1
|
||
8003dae: 3608 adds r6, #8
|
||
8003db0: e7e5 b.n 8003d7e <_dtoa_r+0x36e>
|
||
8003db2: f000 80a5 beq.w 8003f00 <_dtoa_r+0x4f0>
|
||
8003db6: e9dd 010c ldrd r0, r1, [sp, #48] ; 0x30
|
||
8003dba: f1c9 0400 rsb r4, r9, #0
|
||
8003dbe: 4b7d ldr r3, [pc, #500] ; (8003fb4 <_dtoa_r+0x5a4>)
|
||
8003dc0: f004 020f and.w r2, r4, #15
|
||
8003dc4: eb03 03c2 add.w r3, r3, r2, lsl #3
|
||
8003dc8: e9d3 2300 ldrd r2, r3, [r3]
|
||
8003dcc: f7fc fbf0 bl 80005b0 <__aeabi_dmul>
|
||
8003dd0: 2702 movs r7, #2
|
||
8003dd2: 2300 movs r3, #0
|
||
8003dd4: e9cd 0104 strd r0, r1, [sp, #16]
|
||
8003dd8: 4e77 ldr r6, [pc, #476] ; (8003fb8 <_dtoa_r+0x5a8>)
|
||
8003dda: 1124 asrs r4, r4, #4
|
||
8003ddc: 2c00 cmp r4, #0
|
||
8003dde: f040 8084 bne.w 8003eea <_dtoa_r+0x4da>
|
||
8003de2: 2b00 cmp r3, #0
|
||
8003de4: d1d2 bne.n 8003d8c <_dtoa_r+0x37c>
|
||
8003de6: 9b0f ldr r3, [sp, #60] ; 0x3c
|
||
8003de8: 2b00 cmp r3, #0
|
||
8003dea: f000 808b beq.w 8003f04 <_dtoa_r+0x4f4>
|
||
8003dee: e9dd 3404 ldrd r3, r4, [sp, #16]
|
||
8003df2: e9cd 3410 strd r3, r4, [sp, #64] ; 0x40
|
||
8003df6: e9dd 0110 ldrd r0, r1, [sp, #64] ; 0x40
|
||
8003dfa: 2200 movs r2, #0
|
||
8003dfc: 4b6f ldr r3, [pc, #444] ; (8003fbc <_dtoa_r+0x5ac>)
|
||
8003dfe: f7fc fe49 bl 8000a94 <__aeabi_dcmplt>
|
||
8003e02: 2800 cmp r0, #0
|
||
8003e04: d07e beq.n 8003f04 <_dtoa_r+0x4f4>
|
||
8003e06: 9b02 ldr r3, [sp, #8]
|
||
8003e08: 2b00 cmp r3, #0
|
||
8003e0a: d07b beq.n 8003f04 <_dtoa_r+0x4f4>
|
||
8003e0c: f1bb 0f00 cmp.w fp, #0
|
||
8003e10: dd38 ble.n 8003e84 <_dtoa_r+0x474>
|
||
8003e12: e9dd 0110 ldrd r0, r1, [sp, #64] ; 0x40
|
||
8003e16: 2200 movs r2, #0
|
||
8003e18: 4b69 ldr r3, [pc, #420] ; (8003fc0 <_dtoa_r+0x5b0>)
|
||
8003e1a: f7fc fbc9 bl 80005b0 <__aeabi_dmul>
|
||
8003e1e: 465c mov r4, fp
|
||
8003e20: e9cd 0104 strd r0, r1, [sp, #16]
|
||
8003e24: f109 38ff add.w r8, r9, #4294967295 ; 0xffffffff
|
||
8003e28: 3701 adds r7, #1
|
||
8003e2a: 4638 mov r0, r7
|
||
8003e2c: f7fc fb56 bl 80004dc <__aeabi_i2d>
|
||
8003e30: e9dd 2304 ldrd r2, r3, [sp, #16]
|
||
8003e34: f7fc fbbc bl 80005b0 <__aeabi_dmul>
|
||
8003e38: 2200 movs r2, #0
|
||
8003e3a: 4b62 ldr r3, [pc, #392] ; (8003fc4 <_dtoa_r+0x5b4>)
|
||
8003e3c: f7fc fa02 bl 8000244 <__adddf3>
|
||
8003e40: f1a1 7650 sub.w r6, r1, #54525952 ; 0x3400000
|
||
8003e44: e9cd 0110 strd r0, r1, [sp, #64] ; 0x40
|
||
8003e48: 9611 str r6, [sp, #68] ; 0x44
|
||
8003e4a: 2c00 cmp r4, #0
|
||
8003e4c: d15d bne.n 8003f0a <_dtoa_r+0x4fa>
|
||
8003e4e: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003e52: 2200 movs r2, #0
|
||
8003e54: 4b5c ldr r3, [pc, #368] ; (8003fc8 <_dtoa_r+0x5b8>)
|
||
8003e56: f7fc f9f3 bl 8000240 <__aeabi_dsub>
|
||
8003e5a: 4602 mov r2, r0
|
||
8003e5c: 460b mov r3, r1
|
||
8003e5e: e9cd 2304 strd r2, r3, [sp, #16]
|
||
8003e62: 4633 mov r3, r6
|
||
8003e64: 9a10 ldr r2, [sp, #64] ; 0x40
|
||
8003e66: f7fc fe33 bl 8000ad0 <__aeabi_dcmpgt>
|
||
8003e6a: 2800 cmp r0, #0
|
||
8003e6c: f040 829e bne.w 80043ac <_dtoa_r+0x99c>
|
||
8003e70: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003e74: 9a10 ldr r2, [sp, #64] ; 0x40
|
||
8003e76: f106 4300 add.w r3, r6, #2147483648 ; 0x80000000
|
||
8003e7a: f7fc fe0b bl 8000a94 <__aeabi_dcmplt>
|
||
8003e7e: 2800 cmp r0, #0
|
||
8003e80: f040 8292 bne.w 80043a8 <_dtoa_r+0x998>
|
||
8003e84: e9dd 340c ldrd r3, r4, [sp, #48] ; 0x30
|
||
8003e88: e9cd 3404 strd r3, r4, [sp, #16]
|
||
8003e8c: 9b17 ldr r3, [sp, #92] ; 0x5c
|
||
8003e8e: 2b00 cmp r3, #0
|
||
8003e90: f2c0 8153 blt.w 800413a <_dtoa_r+0x72a>
|
||
8003e94: f1b9 0f0e cmp.w r9, #14
|
||
8003e98: f300 814f bgt.w 800413a <_dtoa_r+0x72a>
|
||
8003e9c: 4b45 ldr r3, [pc, #276] ; (8003fb4 <_dtoa_r+0x5a4>)
|
||
8003e9e: eb03 03c9 add.w r3, r3, r9, lsl #3
|
||
8003ea2: e9d3 3400 ldrd r3, r4, [r3]
|
||
8003ea6: e9cd 3406 strd r3, r4, [sp, #24]
|
||
8003eaa: 9b23 ldr r3, [sp, #140] ; 0x8c
|
||
8003eac: 2b00 cmp r3, #0
|
||
8003eae: f280 80db bge.w 8004068 <_dtoa_r+0x658>
|
||
8003eb2: 9b02 ldr r3, [sp, #8]
|
||
8003eb4: 2b00 cmp r3, #0
|
||
8003eb6: f300 80d7 bgt.w 8004068 <_dtoa_r+0x658>
|
||
8003eba: f040 8274 bne.w 80043a6 <_dtoa_r+0x996>
|
||
8003ebe: e9dd 0106 ldrd r0, r1, [sp, #24]
|
||
8003ec2: 2200 movs r2, #0
|
||
8003ec4: 4b40 ldr r3, [pc, #256] ; (8003fc8 <_dtoa_r+0x5b8>)
|
||
8003ec6: f7fc fb73 bl 80005b0 <__aeabi_dmul>
|
||
8003eca: e9dd 2304 ldrd r2, r3, [sp, #16]
|
||
8003ece: f7fc fdf5 bl 8000abc <__aeabi_dcmpge>
|
||
8003ed2: 9c02 ldr r4, [sp, #8]
|
||
8003ed4: 4626 mov r6, r4
|
||
8003ed6: 2800 cmp r0, #0
|
||
8003ed8: f040 824a bne.w 8004370 <_dtoa_r+0x960>
|
||
8003edc: 2331 movs r3, #49 ; 0x31
|
||
8003ede: 9f08 ldr r7, [sp, #32]
|
||
8003ee0: f109 0901 add.w r9, r9, #1
|
||
8003ee4: f807 3b01 strb.w r3, [r7], #1
|
||
8003ee8: e246 b.n 8004378 <_dtoa_r+0x968>
|
||
8003eea: 07e2 lsls r2, r4, #31
|
||
8003eec: d505 bpl.n 8003efa <_dtoa_r+0x4ea>
|
||
8003eee: e9d6 2300 ldrd r2, r3, [r6]
|
||
8003ef2: f7fc fb5d bl 80005b0 <__aeabi_dmul>
|
||
8003ef6: 2301 movs r3, #1
|
||
8003ef8: 3701 adds r7, #1
|
||
8003efa: 1064 asrs r4, r4, #1
|
||
8003efc: 3608 adds r6, #8
|
||
8003efe: e76d b.n 8003ddc <_dtoa_r+0x3cc>
|
||
8003f00: 2702 movs r7, #2
|
||
8003f02: e770 b.n 8003de6 <_dtoa_r+0x3d6>
|
||
8003f04: 46c8 mov r8, r9
|
||
8003f06: 9c02 ldr r4, [sp, #8]
|
||
8003f08: e78f b.n 8003e2a <_dtoa_r+0x41a>
|
||
8003f0a: 9908 ldr r1, [sp, #32]
|
||
8003f0c: 4b29 ldr r3, [pc, #164] ; (8003fb4 <_dtoa_r+0x5a4>)
|
||
8003f0e: 4421 add r1, r4
|
||
8003f10: 9112 str r1, [sp, #72] ; 0x48
|
||
8003f12: 990b ldr r1, [sp, #44] ; 0x2c
|
||
8003f14: eb03 03c4 add.w r3, r3, r4, lsl #3
|
||
8003f18: e9dd 6710 ldrd r6, r7, [sp, #64] ; 0x40
|
||
8003f1c: e953 2302 ldrd r2, r3, [r3, #-8]
|
||
8003f20: 2900 cmp r1, #0
|
||
8003f22: d055 beq.n 8003fd0 <_dtoa_r+0x5c0>
|
||
8003f24: 2000 movs r0, #0
|
||
8003f26: 4929 ldr r1, [pc, #164] ; (8003fcc <_dtoa_r+0x5bc>)
|
||
8003f28: f7fc fc6c bl 8000804 <__aeabi_ddiv>
|
||
8003f2c: 463b mov r3, r7
|
||
8003f2e: 4632 mov r2, r6
|
||
8003f30: f7fc f986 bl 8000240 <__aeabi_dsub>
|
||
8003f34: e9cd 0110 strd r0, r1, [sp, #64] ; 0x40
|
||
8003f38: 9f08 ldr r7, [sp, #32]
|
||
8003f3a: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003f3e: f7fc fde7 bl 8000b10 <__aeabi_d2iz>
|
||
8003f42: 4604 mov r4, r0
|
||
8003f44: f7fc faca bl 80004dc <__aeabi_i2d>
|
||
8003f48: 4602 mov r2, r0
|
||
8003f4a: 460b mov r3, r1
|
||
8003f4c: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003f50: f7fc f976 bl 8000240 <__aeabi_dsub>
|
||
8003f54: 4602 mov r2, r0
|
||
8003f56: 460b mov r3, r1
|
||
8003f58: 3430 adds r4, #48 ; 0x30
|
||
8003f5a: e9cd 2304 strd r2, r3, [sp, #16]
|
||
8003f5e: e9dd 2310 ldrd r2, r3, [sp, #64] ; 0x40
|
||
8003f62: f807 4b01 strb.w r4, [r7], #1
|
||
8003f66: f7fc fd95 bl 8000a94 <__aeabi_dcmplt>
|
||
8003f6a: 2800 cmp r0, #0
|
||
8003f6c: d174 bne.n 8004058 <_dtoa_r+0x648>
|
||
8003f6e: e9dd 2304 ldrd r2, r3, [sp, #16]
|
||
8003f72: 2000 movs r0, #0
|
||
8003f74: 4911 ldr r1, [pc, #68] ; (8003fbc <_dtoa_r+0x5ac>)
|
||
8003f76: f7fc f963 bl 8000240 <__aeabi_dsub>
|
||
8003f7a: e9dd 2310 ldrd r2, r3, [sp, #64] ; 0x40
|
||
8003f7e: f7fc fd89 bl 8000a94 <__aeabi_dcmplt>
|
||
8003f82: 2800 cmp r0, #0
|
||
8003f84: f040 80b6 bne.w 80040f4 <_dtoa_r+0x6e4>
|
||
8003f88: 9b12 ldr r3, [sp, #72] ; 0x48
|
||
8003f8a: 429f cmp r7, r3
|
||
8003f8c: f43f af7a beq.w 8003e84 <_dtoa_r+0x474>
|
||
8003f90: e9dd 0110 ldrd r0, r1, [sp, #64] ; 0x40
|
||
8003f94: 2200 movs r2, #0
|
||
8003f96: 4b0a ldr r3, [pc, #40] ; (8003fc0 <_dtoa_r+0x5b0>)
|
||
8003f98: f7fc fb0a bl 80005b0 <__aeabi_dmul>
|
||
8003f9c: 2200 movs r2, #0
|
||
8003f9e: e9cd 0110 strd r0, r1, [sp, #64] ; 0x40
|
||
8003fa2: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003fa6: 4b06 ldr r3, [pc, #24] ; (8003fc0 <_dtoa_r+0x5b0>)
|
||
8003fa8: f7fc fb02 bl 80005b0 <__aeabi_dmul>
|
||
8003fac: e9cd 0104 strd r0, r1, [sp, #16]
|
||
8003fb0: e7c3 b.n 8003f3a <_dtoa_r+0x52a>
|
||
8003fb2: bf00 nop
|
||
8003fb4: 08006470 .word 0x08006470
|
||
8003fb8: 08006448 .word 0x08006448
|
||
8003fbc: 3ff00000 .word 0x3ff00000
|
||
8003fc0: 40240000 .word 0x40240000
|
||
8003fc4: 401c0000 .word 0x401c0000
|
||
8003fc8: 40140000 .word 0x40140000
|
||
8003fcc: 3fe00000 .word 0x3fe00000
|
||
8003fd0: 4630 mov r0, r6
|
||
8003fd2: 4639 mov r1, r7
|
||
8003fd4: f7fc faec bl 80005b0 <__aeabi_dmul>
|
||
8003fd8: 9b12 ldr r3, [sp, #72] ; 0x48
|
||
8003fda: e9cd 0110 strd r0, r1, [sp, #64] ; 0x40
|
||
8003fde: 9c08 ldr r4, [sp, #32]
|
||
8003fe0: 9314 str r3, [sp, #80] ; 0x50
|
||
8003fe2: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003fe6: f7fc fd93 bl 8000b10 <__aeabi_d2iz>
|
||
8003fea: 9015 str r0, [sp, #84] ; 0x54
|
||
8003fec: f7fc fa76 bl 80004dc <__aeabi_i2d>
|
||
8003ff0: 4602 mov r2, r0
|
||
8003ff2: 460b mov r3, r1
|
||
8003ff4: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8003ff8: f7fc f922 bl 8000240 <__aeabi_dsub>
|
||
8003ffc: 9b15 ldr r3, [sp, #84] ; 0x54
|
||
8003ffe: 4606 mov r6, r0
|
||
8004000: 3330 adds r3, #48 ; 0x30
|
||
8004002: f804 3b01 strb.w r3, [r4], #1
|
||
8004006: 9b12 ldr r3, [sp, #72] ; 0x48
|
||
8004008: 460f mov r7, r1
|
||
800400a: 429c cmp r4, r3
|
||
800400c: f04f 0200 mov.w r2, #0
|
||
8004010: d124 bne.n 800405c <_dtoa_r+0x64c>
|
||
8004012: e9dd 0110 ldrd r0, r1, [sp, #64] ; 0x40
|
||
8004016: 4bb3 ldr r3, [pc, #716] ; (80042e4 <_dtoa_r+0x8d4>)
|
||
8004018: f7fc f914 bl 8000244 <__adddf3>
|
||
800401c: 4602 mov r2, r0
|
||
800401e: 460b mov r3, r1
|
||
8004020: 4630 mov r0, r6
|
||
8004022: 4639 mov r1, r7
|
||
8004024: f7fc fd54 bl 8000ad0 <__aeabi_dcmpgt>
|
||
8004028: 2800 cmp r0, #0
|
||
800402a: d162 bne.n 80040f2 <_dtoa_r+0x6e2>
|
||
800402c: e9dd 2310 ldrd r2, r3, [sp, #64] ; 0x40
|
||
8004030: 2000 movs r0, #0
|
||
8004032: 49ac ldr r1, [pc, #688] ; (80042e4 <_dtoa_r+0x8d4>)
|
||
8004034: f7fc f904 bl 8000240 <__aeabi_dsub>
|
||
8004038: 4602 mov r2, r0
|
||
800403a: 460b mov r3, r1
|
||
800403c: 4630 mov r0, r6
|
||
800403e: 4639 mov r1, r7
|
||
8004040: f7fc fd28 bl 8000a94 <__aeabi_dcmplt>
|
||
8004044: 2800 cmp r0, #0
|
||
8004046: f43f af1d beq.w 8003e84 <_dtoa_r+0x474>
|
||
800404a: 9f14 ldr r7, [sp, #80] ; 0x50
|
||
800404c: 1e7b subs r3, r7, #1
|
||
800404e: 9314 str r3, [sp, #80] ; 0x50
|
||
8004050: f817 3c01 ldrb.w r3, [r7, #-1]
|
||
8004054: 2b30 cmp r3, #48 ; 0x30
|
||
8004056: d0f8 beq.n 800404a <_dtoa_r+0x63a>
|
||
8004058: 46c1 mov r9, r8
|
||
800405a: e03a b.n 80040d2 <_dtoa_r+0x6c2>
|
||
800405c: 4ba2 ldr r3, [pc, #648] ; (80042e8 <_dtoa_r+0x8d8>)
|
||
800405e: f7fc faa7 bl 80005b0 <__aeabi_dmul>
|
||
8004062: e9cd 0104 strd r0, r1, [sp, #16]
|
||
8004066: e7bc b.n 8003fe2 <_dtoa_r+0x5d2>
|
||
8004068: 9f08 ldr r7, [sp, #32]
|
||
800406a: e9dd 2306 ldrd r2, r3, [sp, #24]
|
||
800406e: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8004072: f7fc fbc7 bl 8000804 <__aeabi_ddiv>
|
||
8004076: f7fc fd4b bl 8000b10 <__aeabi_d2iz>
|
||
800407a: 4604 mov r4, r0
|
||
800407c: f7fc fa2e bl 80004dc <__aeabi_i2d>
|
||
8004080: e9dd 2306 ldrd r2, r3, [sp, #24]
|
||
8004084: f7fc fa94 bl 80005b0 <__aeabi_dmul>
|
||
8004088: f104 0630 add.w r6, r4, #48 ; 0x30
|
||
800408c: 460b mov r3, r1
|
||
800408e: 4602 mov r2, r0
|
||
8004090: e9dd 0104 ldrd r0, r1, [sp, #16]
|
||
8004094: f7fc f8d4 bl 8000240 <__aeabi_dsub>
|
||
8004098: f807 6b01 strb.w r6, [r7], #1
|
||
800409c: 9e08 ldr r6, [sp, #32]
|
||
800409e: 9b02 ldr r3, [sp, #8]
|
||
80040a0: 1bbe subs r6, r7, r6
|
||
80040a2: 42b3 cmp r3, r6
|
||
80040a4: d13a bne.n 800411c <_dtoa_r+0x70c>
|
||
80040a6: 4602 mov r2, r0
|
||
80040a8: 460b mov r3, r1
|
||
80040aa: f7fc f8cb bl 8000244 <__adddf3>
|
||
80040ae: 4602 mov r2, r0
|
||
80040b0: 460b mov r3, r1
|
||
80040b2: e9cd 2302 strd r2, r3, [sp, #8]
|
||
80040b6: e9dd 2306 ldrd r2, r3, [sp, #24]
|
||
80040ba: f7fc fd09 bl 8000ad0 <__aeabi_dcmpgt>
|
||
80040be: bb58 cbnz r0, 8004118 <_dtoa_r+0x708>
|
||
80040c0: e9dd 2306 ldrd r2, r3, [sp, #24]
|
||
80040c4: e9dd 0102 ldrd r0, r1, [sp, #8]
|
||
80040c8: f7fc fcda bl 8000a80 <__aeabi_dcmpeq>
|
||
80040cc: b108 cbz r0, 80040d2 <_dtoa_r+0x6c2>
|
||
80040ce: 07e1 lsls r1, r4, #31
|
||
80040d0: d422 bmi.n 8004118 <_dtoa_r+0x708>
|
||
80040d2: 4628 mov r0, r5
|
||
80040d4: 4651 mov r1, sl
|
||
80040d6: f000 faf5 bl 80046c4 <_Bfree>
|
||
80040da: 2300 movs r3, #0
|
||
80040dc: 703b strb r3, [r7, #0]
|
||
80040de: 9b24 ldr r3, [sp, #144] ; 0x90
|
||
80040e0: f109 0001 add.w r0, r9, #1
|
||
80040e4: 6018 str r0, [r3, #0]
|
||
80040e6: 9b26 ldr r3, [sp, #152] ; 0x98
|
||
80040e8: 2b00 cmp r3, #0
|
||
80040ea: f43f acdf beq.w 8003aac <_dtoa_r+0x9c>
|
||
80040ee: 601f str r7, [r3, #0]
|
||
80040f0: e4dc b.n 8003aac <_dtoa_r+0x9c>
|
||
80040f2: 4627 mov r7, r4
|
||
80040f4: 463b mov r3, r7
|
||
80040f6: 461f mov r7, r3
|
||
80040f8: f813 2d01 ldrb.w r2, [r3, #-1]!
|
||
80040fc: 2a39 cmp r2, #57 ; 0x39
|
||
80040fe: d107 bne.n 8004110 <_dtoa_r+0x700>
|
||
8004100: 9a08 ldr r2, [sp, #32]
|
||
8004102: 429a cmp r2, r3
|
||
8004104: d1f7 bne.n 80040f6 <_dtoa_r+0x6e6>
|
||
8004106: 2230 movs r2, #48 ; 0x30
|
||
8004108: 9908 ldr r1, [sp, #32]
|
||
800410a: f108 0801 add.w r8, r8, #1
|
||
800410e: 700a strb r2, [r1, #0]
|
||
8004110: 781a ldrb r2, [r3, #0]
|
||
8004112: 3201 adds r2, #1
|
||
8004114: 701a strb r2, [r3, #0]
|
||
8004116: e79f b.n 8004058 <_dtoa_r+0x648>
|
||
8004118: 46c8 mov r8, r9
|
||
800411a: e7eb b.n 80040f4 <_dtoa_r+0x6e4>
|
||
800411c: 2200 movs r2, #0
|
||
800411e: 4b72 ldr r3, [pc, #456] ; (80042e8 <_dtoa_r+0x8d8>)
|
||
8004120: f7fc fa46 bl 80005b0 <__aeabi_dmul>
|
||
8004124: 4602 mov r2, r0
|
||
8004126: 460b mov r3, r1
|
||
8004128: e9cd 2304 strd r2, r3, [sp, #16]
|
||
800412c: 2200 movs r2, #0
|
||
800412e: 2300 movs r3, #0
|
||
8004130: f7fc fca6 bl 8000a80 <__aeabi_dcmpeq>
|
||
8004134: 2800 cmp r0, #0
|
||
8004136: d098 beq.n 800406a <_dtoa_r+0x65a>
|
||
8004138: e7cb b.n 80040d2 <_dtoa_r+0x6c2>
|
||
800413a: 9a0b ldr r2, [sp, #44] ; 0x2c
|
||
800413c: 2a00 cmp r2, #0
|
||
800413e: f000 80cd beq.w 80042dc <_dtoa_r+0x8cc>
|
||
8004142: 9a22 ldr r2, [sp, #136] ; 0x88
|
||
8004144: 2a01 cmp r2, #1
|
||
8004146: f300 80af bgt.w 80042a8 <_dtoa_r+0x898>
|
||
800414a: 9a13 ldr r2, [sp, #76] ; 0x4c
|
||
800414c: 2a00 cmp r2, #0
|
||
800414e: f000 80a7 beq.w 80042a0 <_dtoa_r+0x890>
|
||
8004152: f203 4333 addw r3, r3, #1075 ; 0x433
|
||
8004156: 9c0a ldr r4, [sp, #40] ; 0x28
|
||
8004158: 9f06 ldr r7, [sp, #24]
|
||
800415a: 9a06 ldr r2, [sp, #24]
|
||
800415c: 2101 movs r1, #1
|
||
800415e: 441a add r2, r3
|
||
8004160: 9206 str r2, [sp, #24]
|
||
8004162: 9a09 ldr r2, [sp, #36] ; 0x24
|
||
8004164: 4628 mov r0, r5
|
||
8004166: 441a add r2, r3
|
||
8004168: 9209 str r2, [sp, #36] ; 0x24
|
||
800416a: f000 fb65 bl 8004838 <__i2b>
|
||
800416e: 4606 mov r6, r0
|
||
8004170: 2f00 cmp r7, #0
|
||
8004172: dd0c ble.n 800418e <_dtoa_r+0x77e>
|
||
8004174: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
8004176: 2b00 cmp r3, #0
|
||
8004178: dd09 ble.n 800418e <_dtoa_r+0x77e>
|
||
800417a: 42bb cmp r3, r7
|
||
800417c: bfa8 it ge
|
||
800417e: 463b movge r3, r7
|
||
8004180: 9a06 ldr r2, [sp, #24]
|
||
8004182: 1aff subs r7, r7, r3
|
||
8004184: 1ad2 subs r2, r2, r3
|
||
8004186: 9206 str r2, [sp, #24]
|
||
8004188: 9a09 ldr r2, [sp, #36] ; 0x24
|
||
800418a: 1ad3 subs r3, r2, r3
|
||
800418c: 9309 str r3, [sp, #36] ; 0x24
|
||
800418e: 9b0a ldr r3, [sp, #40] ; 0x28
|
||
8004190: b1f3 cbz r3, 80041d0 <_dtoa_r+0x7c0>
|
||
8004192: 9b0b ldr r3, [sp, #44] ; 0x2c
|
||
8004194: 2b00 cmp r3, #0
|
||
8004196: f000 80a9 beq.w 80042ec <_dtoa_r+0x8dc>
|
||
800419a: 2c00 cmp r4, #0
|
||
800419c: dd10 ble.n 80041c0 <_dtoa_r+0x7b0>
|
||
800419e: 4631 mov r1, r6
|
||
80041a0: 4622 mov r2, r4
|
||
80041a2: 4628 mov r0, r5
|
||
80041a4: f000 fc02 bl 80049ac <__pow5mult>
|
||
80041a8: 4652 mov r2, sl
|
||
80041aa: 4601 mov r1, r0
|
||
80041ac: 4606 mov r6, r0
|
||
80041ae: 4628 mov r0, r5
|
||
80041b0: f000 fb58 bl 8004864 <__multiply>
|
||
80041b4: 4680 mov r8, r0
|
||
80041b6: 4651 mov r1, sl
|
||
80041b8: 4628 mov r0, r5
|
||
80041ba: f000 fa83 bl 80046c4 <_Bfree>
|
||
80041be: 46c2 mov sl, r8
|
||
80041c0: 9b0a ldr r3, [sp, #40] ; 0x28
|
||
80041c2: 1b1a subs r2, r3, r4
|
||
80041c4: d004 beq.n 80041d0 <_dtoa_r+0x7c0>
|
||
80041c6: 4651 mov r1, sl
|
||
80041c8: 4628 mov r0, r5
|
||
80041ca: f000 fbef bl 80049ac <__pow5mult>
|
||
80041ce: 4682 mov sl, r0
|
||
80041d0: 2101 movs r1, #1
|
||
80041d2: 4628 mov r0, r5
|
||
80041d4: f000 fb30 bl 8004838 <__i2b>
|
||
80041d8: 9b0e ldr r3, [sp, #56] ; 0x38
|
||
80041da: 4604 mov r4, r0
|
||
80041dc: 2b00 cmp r3, #0
|
||
80041de: f340 8087 ble.w 80042f0 <_dtoa_r+0x8e0>
|
||
80041e2: 461a mov r2, r3
|
||
80041e4: 4601 mov r1, r0
|
||
80041e6: 4628 mov r0, r5
|
||
80041e8: f000 fbe0 bl 80049ac <__pow5mult>
|
||
80041ec: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
80041ee: 4604 mov r4, r0
|
||
80041f0: 2b01 cmp r3, #1
|
||
80041f2: f340 8080 ble.w 80042f6 <_dtoa_r+0x8e6>
|
||
80041f6: f04f 0800 mov.w r8, #0
|
||
80041fa: 6923 ldr r3, [r4, #16]
|
||
80041fc: eb04 0383 add.w r3, r4, r3, lsl #2
|
||
8004200: 6918 ldr r0, [r3, #16]
|
||
8004202: f000 facb bl 800479c <__hi0bits>
|
||
8004206: f1c0 0020 rsb r0, r0, #32
|
||
800420a: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
800420c: 4418 add r0, r3
|
||
800420e: f010 001f ands.w r0, r0, #31
|
||
8004212: f000 8092 beq.w 800433a <_dtoa_r+0x92a>
|
||
8004216: f1c0 0320 rsb r3, r0, #32
|
||
800421a: 2b04 cmp r3, #4
|
||
800421c: f340 808a ble.w 8004334 <_dtoa_r+0x924>
|
||
8004220: f1c0 001c rsb r0, r0, #28
|
||
8004224: 9b06 ldr r3, [sp, #24]
|
||
8004226: 4407 add r7, r0
|
||
8004228: 4403 add r3, r0
|
||
800422a: 9306 str r3, [sp, #24]
|
||
800422c: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
800422e: 4403 add r3, r0
|
||
8004230: 9309 str r3, [sp, #36] ; 0x24
|
||
8004232: 9b06 ldr r3, [sp, #24]
|
||
8004234: 2b00 cmp r3, #0
|
||
8004236: dd05 ble.n 8004244 <_dtoa_r+0x834>
|
||
8004238: 4651 mov r1, sl
|
||
800423a: 461a mov r2, r3
|
||
800423c: 4628 mov r0, r5
|
||
800423e: f000 fc0f bl 8004a60 <__lshift>
|
||
8004242: 4682 mov sl, r0
|
||
8004244: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
8004246: 2b00 cmp r3, #0
|
||
8004248: dd05 ble.n 8004256 <_dtoa_r+0x846>
|
||
800424a: 4621 mov r1, r4
|
||
800424c: 461a mov r2, r3
|
||
800424e: 4628 mov r0, r5
|
||
8004250: f000 fc06 bl 8004a60 <__lshift>
|
||
8004254: 4604 mov r4, r0
|
||
8004256: 9b0f ldr r3, [sp, #60] ; 0x3c
|
||
8004258: 2b00 cmp r3, #0
|
||
800425a: d070 beq.n 800433e <_dtoa_r+0x92e>
|
||
800425c: 4621 mov r1, r4
|
||
800425e: 4650 mov r0, sl
|
||
8004260: f000 fc6a bl 8004b38 <__mcmp>
|
||
8004264: 2800 cmp r0, #0
|
||
8004266: da6a bge.n 800433e <_dtoa_r+0x92e>
|
||
8004268: 2300 movs r3, #0
|
||
800426a: 4651 mov r1, sl
|
||
800426c: 220a movs r2, #10
|
||
800426e: 4628 mov r0, r5
|
||
8004270: f000 fa4a bl 8004708 <__multadd>
|
||
8004274: 9b0b ldr r3, [sp, #44] ; 0x2c
|
||
8004276: 4682 mov sl, r0
|
||
8004278: f109 39ff add.w r9, r9, #4294967295 ; 0xffffffff
|
||
800427c: 2b00 cmp r3, #0
|
||
800427e: f000 8193 beq.w 80045a8 <_dtoa_r+0xb98>
|
||
8004282: 4631 mov r1, r6
|
||
8004284: 2300 movs r3, #0
|
||
8004286: 220a movs r2, #10
|
||
8004288: 4628 mov r0, r5
|
||
800428a: f000 fa3d bl 8004708 <__multadd>
|
||
800428e: f1bb 0f00 cmp.w fp, #0
|
||
8004292: 4606 mov r6, r0
|
||
8004294: f300 8093 bgt.w 80043be <_dtoa_r+0x9ae>
|
||
8004298: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
800429a: 2b02 cmp r3, #2
|
||
800429c: dc57 bgt.n 800434e <_dtoa_r+0x93e>
|
||
800429e: e08e b.n 80043be <_dtoa_r+0x9ae>
|
||
80042a0: 9b16 ldr r3, [sp, #88] ; 0x58
|
||
80042a2: f1c3 0336 rsb r3, r3, #54 ; 0x36
|
||
80042a6: e756 b.n 8004156 <_dtoa_r+0x746>
|
||
80042a8: 9b02 ldr r3, [sp, #8]
|
||
80042aa: 1e5c subs r4, r3, #1
|
||
80042ac: 9b0a ldr r3, [sp, #40] ; 0x28
|
||
80042ae: 42a3 cmp r3, r4
|
||
80042b0: bfb7 itett lt
|
||
80042b2: 9b0a ldrlt r3, [sp, #40] ; 0x28
|
||
80042b4: 1b1c subge r4, r3, r4
|
||
80042b6: 1ae2 sublt r2, r4, r3
|
||
80042b8: 9b0e ldrlt r3, [sp, #56] ; 0x38
|
||
80042ba: bfbe ittt lt
|
||
80042bc: 940a strlt r4, [sp, #40] ; 0x28
|
||
80042be: 189b addlt r3, r3, r2
|
||
80042c0: 930e strlt r3, [sp, #56] ; 0x38
|
||
80042c2: 9b02 ldr r3, [sp, #8]
|
||
80042c4: bfb8 it lt
|
||
80042c6: 2400 movlt r4, #0
|
||
80042c8: 2b00 cmp r3, #0
|
||
80042ca: bfbb ittet lt
|
||
80042cc: 9b06 ldrlt r3, [sp, #24]
|
||
80042ce: 9a02 ldrlt r2, [sp, #8]
|
||
80042d0: 9f06 ldrge r7, [sp, #24]
|
||
80042d2: 1a9f sublt r7, r3, r2
|
||
80042d4: bfac ite ge
|
||
80042d6: 9b02 ldrge r3, [sp, #8]
|
||
80042d8: 2300 movlt r3, #0
|
||
80042da: e73e b.n 800415a <_dtoa_r+0x74a>
|
||
80042dc: 9c0a ldr r4, [sp, #40] ; 0x28
|
||
80042de: 9f06 ldr r7, [sp, #24]
|
||
80042e0: 9e0b ldr r6, [sp, #44] ; 0x2c
|
||
80042e2: e745 b.n 8004170 <_dtoa_r+0x760>
|
||
80042e4: 3fe00000 .word 0x3fe00000
|
||
80042e8: 40240000 .word 0x40240000
|
||
80042ec: 9a0a ldr r2, [sp, #40] ; 0x28
|
||
80042ee: e76a b.n 80041c6 <_dtoa_r+0x7b6>
|
||
80042f0: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
80042f2: 2b01 cmp r3, #1
|
||
80042f4: dc19 bgt.n 800432a <_dtoa_r+0x91a>
|
||
80042f6: 9b04 ldr r3, [sp, #16]
|
||
80042f8: b9bb cbnz r3, 800432a <_dtoa_r+0x91a>
|
||
80042fa: 9b05 ldr r3, [sp, #20]
|
||
80042fc: f3c3 0313 ubfx r3, r3, #0, #20
|
||
8004300: b99b cbnz r3, 800432a <_dtoa_r+0x91a>
|
||
8004302: 9b05 ldr r3, [sp, #20]
|
||
8004304: f023 4300 bic.w r3, r3, #2147483648 ; 0x80000000
|
||
8004308: 0d1b lsrs r3, r3, #20
|
||
800430a: 051b lsls r3, r3, #20
|
||
800430c: b183 cbz r3, 8004330 <_dtoa_r+0x920>
|
||
800430e: f04f 0801 mov.w r8, #1
|
||
8004312: 9b06 ldr r3, [sp, #24]
|
||
8004314: 3301 adds r3, #1
|
||
8004316: 9306 str r3, [sp, #24]
|
||
8004318: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
800431a: 3301 adds r3, #1
|
||
800431c: 9309 str r3, [sp, #36] ; 0x24
|
||
800431e: 9b0e ldr r3, [sp, #56] ; 0x38
|
||
8004320: 2b00 cmp r3, #0
|
||
8004322: f47f af6a bne.w 80041fa <_dtoa_r+0x7ea>
|
||
8004326: 2001 movs r0, #1
|
||
8004328: e76f b.n 800420a <_dtoa_r+0x7fa>
|
||
800432a: f04f 0800 mov.w r8, #0
|
||
800432e: e7f6 b.n 800431e <_dtoa_r+0x90e>
|
||
8004330: 4698 mov r8, r3
|
||
8004332: e7f4 b.n 800431e <_dtoa_r+0x90e>
|
||
8004334: f43f af7d beq.w 8004232 <_dtoa_r+0x822>
|
||
8004338: 4618 mov r0, r3
|
||
800433a: 301c adds r0, #28
|
||
800433c: e772 b.n 8004224 <_dtoa_r+0x814>
|
||
800433e: 9b02 ldr r3, [sp, #8]
|
||
8004340: 2b00 cmp r3, #0
|
||
8004342: dc36 bgt.n 80043b2 <_dtoa_r+0x9a2>
|
||
8004344: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
8004346: 2b02 cmp r3, #2
|
||
8004348: dd33 ble.n 80043b2 <_dtoa_r+0x9a2>
|
||
800434a: f8dd b008 ldr.w fp, [sp, #8]
|
||
800434e: f1bb 0f00 cmp.w fp, #0
|
||
8004352: d10d bne.n 8004370 <_dtoa_r+0x960>
|
||
8004354: 4621 mov r1, r4
|
||
8004356: 465b mov r3, fp
|
||
8004358: 2205 movs r2, #5
|
||
800435a: 4628 mov r0, r5
|
||
800435c: f000 f9d4 bl 8004708 <__multadd>
|
||
8004360: 4601 mov r1, r0
|
||
8004362: 4604 mov r4, r0
|
||
8004364: 4650 mov r0, sl
|
||
8004366: f000 fbe7 bl 8004b38 <__mcmp>
|
||
800436a: 2800 cmp r0, #0
|
||
800436c: f73f adb6 bgt.w 8003edc <_dtoa_r+0x4cc>
|
||
8004370: 9b23 ldr r3, [sp, #140] ; 0x8c
|
||
8004372: 9f08 ldr r7, [sp, #32]
|
||
8004374: ea6f 0903 mvn.w r9, r3
|
||
8004378: f04f 0800 mov.w r8, #0
|
||
800437c: 4621 mov r1, r4
|
||
800437e: 4628 mov r0, r5
|
||
8004380: f000 f9a0 bl 80046c4 <_Bfree>
|
||
8004384: 2e00 cmp r6, #0
|
||
8004386: f43f aea4 beq.w 80040d2 <_dtoa_r+0x6c2>
|
||
800438a: f1b8 0f00 cmp.w r8, #0
|
||
800438e: d005 beq.n 800439c <_dtoa_r+0x98c>
|
||
8004390: 45b0 cmp r8, r6
|
||
8004392: d003 beq.n 800439c <_dtoa_r+0x98c>
|
||
8004394: 4641 mov r1, r8
|
||
8004396: 4628 mov r0, r5
|
||
8004398: f000 f994 bl 80046c4 <_Bfree>
|
||
800439c: 4631 mov r1, r6
|
||
800439e: 4628 mov r0, r5
|
||
80043a0: f000 f990 bl 80046c4 <_Bfree>
|
||
80043a4: e695 b.n 80040d2 <_dtoa_r+0x6c2>
|
||
80043a6: 2400 movs r4, #0
|
||
80043a8: 4626 mov r6, r4
|
||
80043aa: e7e1 b.n 8004370 <_dtoa_r+0x960>
|
||
80043ac: 46c1 mov r9, r8
|
||
80043ae: 4626 mov r6, r4
|
||
80043b0: e594 b.n 8003edc <_dtoa_r+0x4cc>
|
||
80043b2: 9b0b ldr r3, [sp, #44] ; 0x2c
|
||
80043b4: f8dd b008 ldr.w fp, [sp, #8]
|
||
80043b8: 2b00 cmp r3, #0
|
||
80043ba: f000 80fc beq.w 80045b6 <_dtoa_r+0xba6>
|
||
80043be: 2f00 cmp r7, #0
|
||
80043c0: dd05 ble.n 80043ce <_dtoa_r+0x9be>
|
||
80043c2: 4631 mov r1, r6
|
||
80043c4: 463a mov r2, r7
|
||
80043c6: 4628 mov r0, r5
|
||
80043c8: f000 fb4a bl 8004a60 <__lshift>
|
||
80043cc: 4606 mov r6, r0
|
||
80043ce: f1b8 0f00 cmp.w r8, #0
|
||
80043d2: d05c beq.n 800448e <_dtoa_r+0xa7e>
|
||
80043d4: 4628 mov r0, r5
|
||
80043d6: 6871 ldr r1, [r6, #4]
|
||
80043d8: f000 f934 bl 8004644 <_Balloc>
|
||
80043dc: 4607 mov r7, r0
|
||
80043de: b928 cbnz r0, 80043ec <_dtoa_r+0x9dc>
|
||
80043e0: 4602 mov r2, r0
|
||
80043e2: f240 21ea movw r1, #746 ; 0x2ea
|
||
80043e6: 4b7e ldr r3, [pc, #504] ; (80045e0 <_dtoa_r+0xbd0>)
|
||
80043e8: f7ff bb26 b.w 8003a38 <_dtoa_r+0x28>
|
||
80043ec: 6932 ldr r2, [r6, #16]
|
||
80043ee: f106 010c add.w r1, r6, #12
|
||
80043f2: 3202 adds r2, #2
|
||
80043f4: 0092 lsls r2, r2, #2
|
||
80043f6: 300c adds r0, #12
|
||
80043f8: f000 f90a bl 8004610 <memcpy>
|
||
80043fc: 2201 movs r2, #1
|
||
80043fe: 4639 mov r1, r7
|
||
8004400: 4628 mov r0, r5
|
||
8004402: f000 fb2d bl 8004a60 <__lshift>
|
||
8004406: 46b0 mov r8, r6
|
||
8004408: 4606 mov r6, r0
|
||
800440a: 9b08 ldr r3, [sp, #32]
|
||
800440c: 3301 adds r3, #1
|
||
800440e: 9302 str r3, [sp, #8]
|
||
8004410: 9b08 ldr r3, [sp, #32]
|
||
8004412: 445b add r3, fp
|
||
8004414: 930a str r3, [sp, #40] ; 0x28
|
||
8004416: 9b04 ldr r3, [sp, #16]
|
||
8004418: f003 0301 and.w r3, r3, #1
|
||
800441c: 9309 str r3, [sp, #36] ; 0x24
|
||
800441e: 9b02 ldr r3, [sp, #8]
|
||
8004420: 4621 mov r1, r4
|
||
8004422: 4650 mov r0, sl
|
||
8004424: f103 3bff add.w fp, r3, #4294967295 ; 0xffffffff
|
||
8004428: f7ff fa62 bl 80038f0 <quorem>
|
||
800442c: 4603 mov r3, r0
|
||
800442e: 4641 mov r1, r8
|
||
8004430: 3330 adds r3, #48 ; 0x30
|
||
8004432: 9004 str r0, [sp, #16]
|
||
8004434: 4650 mov r0, sl
|
||
8004436: 930b str r3, [sp, #44] ; 0x2c
|
||
8004438: f000 fb7e bl 8004b38 <__mcmp>
|
||
800443c: 4632 mov r2, r6
|
||
800443e: 9006 str r0, [sp, #24]
|
||
8004440: 4621 mov r1, r4
|
||
8004442: 4628 mov r0, r5
|
||
8004444: f000 fb94 bl 8004b70 <__mdiff>
|
||
8004448: 68c2 ldr r2, [r0, #12]
|
||
800444a: 4607 mov r7, r0
|
||
800444c: 9b0b ldr r3, [sp, #44] ; 0x2c
|
||
800444e: bb02 cbnz r2, 8004492 <_dtoa_r+0xa82>
|
||
8004450: 4601 mov r1, r0
|
||
8004452: 4650 mov r0, sl
|
||
8004454: f000 fb70 bl 8004b38 <__mcmp>
|
||
8004458: 4602 mov r2, r0
|
||
800445a: 9b0b ldr r3, [sp, #44] ; 0x2c
|
||
800445c: 4639 mov r1, r7
|
||
800445e: 4628 mov r0, r5
|
||
8004460: e9cd 320b strd r3, r2, [sp, #44] ; 0x2c
|
||
8004464: f000 f92e bl 80046c4 <_Bfree>
|
||
8004468: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
800446a: 9a0c ldr r2, [sp, #48] ; 0x30
|
||
800446c: 9f02 ldr r7, [sp, #8]
|
||
800446e: ea43 0102 orr.w r1, r3, r2
|
||
8004472: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
8004474: 430b orrs r3, r1
|
||
8004476: 9b0b ldr r3, [sp, #44] ; 0x2c
|
||
8004478: d10d bne.n 8004496 <_dtoa_r+0xa86>
|
||
800447a: 2b39 cmp r3, #57 ; 0x39
|
||
800447c: d027 beq.n 80044ce <_dtoa_r+0xabe>
|
||
800447e: 9a06 ldr r2, [sp, #24]
|
||
8004480: 2a00 cmp r2, #0
|
||
8004482: dd01 ble.n 8004488 <_dtoa_r+0xa78>
|
||
8004484: 9b04 ldr r3, [sp, #16]
|
||
8004486: 3331 adds r3, #49 ; 0x31
|
||
8004488: f88b 3000 strb.w r3, [fp]
|
||
800448c: e776 b.n 800437c <_dtoa_r+0x96c>
|
||
800448e: 4630 mov r0, r6
|
||
8004490: e7b9 b.n 8004406 <_dtoa_r+0x9f6>
|
||
8004492: 2201 movs r2, #1
|
||
8004494: e7e2 b.n 800445c <_dtoa_r+0xa4c>
|
||
8004496: 9906 ldr r1, [sp, #24]
|
||
8004498: 2900 cmp r1, #0
|
||
800449a: db04 blt.n 80044a6 <_dtoa_r+0xa96>
|
||
800449c: 9822 ldr r0, [sp, #136] ; 0x88
|
||
800449e: 4301 orrs r1, r0
|
||
80044a0: 9809 ldr r0, [sp, #36] ; 0x24
|
||
80044a2: 4301 orrs r1, r0
|
||
80044a4: d120 bne.n 80044e8 <_dtoa_r+0xad8>
|
||
80044a6: 2a00 cmp r2, #0
|
||
80044a8: ddee ble.n 8004488 <_dtoa_r+0xa78>
|
||
80044aa: 4651 mov r1, sl
|
||
80044ac: 2201 movs r2, #1
|
||
80044ae: 4628 mov r0, r5
|
||
80044b0: 9302 str r3, [sp, #8]
|
||
80044b2: f000 fad5 bl 8004a60 <__lshift>
|
||
80044b6: 4621 mov r1, r4
|
||
80044b8: 4682 mov sl, r0
|
||
80044ba: f000 fb3d bl 8004b38 <__mcmp>
|
||
80044be: 2800 cmp r0, #0
|
||
80044c0: 9b02 ldr r3, [sp, #8]
|
||
80044c2: dc02 bgt.n 80044ca <_dtoa_r+0xaba>
|
||
80044c4: d1e0 bne.n 8004488 <_dtoa_r+0xa78>
|
||
80044c6: 07da lsls r2, r3, #31
|
||
80044c8: d5de bpl.n 8004488 <_dtoa_r+0xa78>
|
||
80044ca: 2b39 cmp r3, #57 ; 0x39
|
||
80044cc: d1da bne.n 8004484 <_dtoa_r+0xa74>
|
||
80044ce: 2339 movs r3, #57 ; 0x39
|
||
80044d0: f88b 3000 strb.w r3, [fp]
|
||
80044d4: 463b mov r3, r7
|
||
80044d6: 461f mov r7, r3
|
||
80044d8: f817 2c01 ldrb.w r2, [r7, #-1]
|
||
80044dc: 3b01 subs r3, #1
|
||
80044de: 2a39 cmp r2, #57 ; 0x39
|
||
80044e0: d050 beq.n 8004584 <_dtoa_r+0xb74>
|
||
80044e2: 3201 adds r2, #1
|
||
80044e4: 701a strb r2, [r3, #0]
|
||
80044e6: e749 b.n 800437c <_dtoa_r+0x96c>
|
||
80044e8: 2a00 cmp r2, #0
|
||
80044ea: dd03 ble.n 80044f4 <_dtoa_r+0xae4>
|
||
80044ec: 2b39 cmp r3, #57 ; 0x39
|
||
80044ee: d0ee beq.n 80044ce <_dtoa_r+0xabe>
|
||
80044f0: 3301 adds r3, #1
|
||
80044f2: e7c9 b.n 8004488 <_dtoa_r+0xa78>
|
||
80044f4: 9a02 ldr r2, [sp, #8]
|
||
80044f6: 990a ldr r1, [sp, #40] ; 0x28
|
||
80044f8: f802 3c01 strb.w r3, [r2, #-1]
|
||
80044fc: 428a cmp r2, r1
|
||
80044fe: d02a beq.n 8004556 <_dtoa_r+0xb46>
|
||
8004500: 4651 mov r1, sl
|
||
8004502: 2300 movs r3, #0
|
||
8004504: 220a movs r2, #10
|
||
8004506: 4628 mov r0, r5
|
||
8004508: f000 f8fe bl 8004708 <__multadd>
|
||
800450c: 45b0 cmp r8, r6
|
||
800450e: 4682 mov sl, r0
|
||
8004510: f04f 0300 mov.w r3, #0
|
||
8004514: f04f 020a mov.w r2, #10
|
||
8004518: 4641 mov r1, r8
|
||
800451a: 4628 mov r0, r5
|
||
800451c: d107 bne.n 800452e <_dtoa_r+0xb1e>
|
||
800451e: f000 f8f3 bl 8004708 <__multadd>
|
||
8004522: 4680 mov r8, r0
|
||
8004524: 4606 mov r6, r0
|
||
8004526: 9b02 ldr r3, [sp, #8]
|
||
8004528: 3301 adds r3, #1
|
||
800452a: 9302 str r3, [sp, #8]
|
||
800452c: e777 b.n 800441e <_dtoa_r+0xa0e>
|
||
800452e: f000 f8eb bl 8004708 <__multadd>
|
||
8004532: 4631 mov r1, r6
|
||
8004534: 4680 mov r8, r0
|
||
8004536: 2300 movs r3, #0
|
||
8004538: 220a movs r2, #10
|
||
800453a: 4628 mov r0, r5
|
||
800453c: f000 f8e4 bl 8004708 <__multadd>
|
||
8004540: 4606 mov r6, r0
|
||
8004542: e7f0 b.n 8004526 <_dtoa_r+0xb16>
|
||
8004544: f1bb 0f00 cmp.w fp, #0
|
||
8004548: bfcc ite gt
|
||
800454a: 465f movgt r7, fp
|
||
800454c: 2701 movle r7, #1
|
||
800454e: f04f 0800 mov.w r8, #0
|
||
8004552: 9a08 ldr r2, [sp, #32]
|
||
8004554: 4417 add r7, r2
|
||
8004556: 4651 mov r1, sl
|
||
8004558: 2201 movs r2, #1
|
||
800455a: 4628 mov r0, r5
|
||
800455c: 9302 str r3, [sp, #8]
|
||
800455e: f000 fa7f bl 8004a60 <__lshift>
|
||
8004562: 4621 mov r1, r4
|
||
8004564: 4682 mov sl, r0
|
||
8004566: f000 fae7 bl 8004b38 <__mcmp>
|
||
800456a: 2800 cmp r0, #0
|
||
800456c: dcb2 bgt.n 80044d4 <_dtoa_r+0xac4>
|
||
800456e: d102 bne.n 8004576 <_dtoa_r+0xb66>
|
||
8004570: 9b02 ldr r3, [sp, #8]
|
||
8004572: 07db lsls r3, r3, #31
|
||
8004574: d4ae bmi.n 80044d4 <_dtoa_r+0xac4>
|
||
8004576: 463b mov r3, r7
|
||
8004578: 461f mov r7, r3
|
||
800457a: f813 2d01 ldrb.w r2, [r3, #-1]!
|
||
800457e: 2a30 cmp r2, #48 ; 0x30
|
||
8004580: d0fa beq.n 8004578 <_dtoa_r+0xb68>
|
||
8004582: e6fb b.n 800437c <_dtoa_r+0x96c>
|
||
8004584: 9a08 ldr r2, [sp, #32]
|
||
8004586: 429a cmp r2, r3
|
||
8004588: d1a5 bne.n 80044d6 <_dtoa_r+0xac6>
|
||
800458a: 2331 movs r3, #49 ; 0x31
|
||
800458c: f109 0901 add.w r9, r9, #1
|
||
8004590: 7013 strb r3, [r2, #0]
|
||
8004592: e6f3 b.n 800437c <_dtoa_r+0x96c>
|
||
8004594: 4b13 ldr r3, [pc, #76] ; (80045e4 <_dtoa_r+0xbd4>)
|
||
8004596: f7ff baa7 b.w 8003ae8 <_dtoa_r+0xd8>
|
||
800459a: 9b26 ldr r3, [sp, #152] ; 0x98
|
||
800459c: 2b00 cmp r3, #0
|
||
800459e: f47f aa80 bne.w 8003aa2 <_dtoa_r+0x92>
|
||
80045a2: 4b11 ldr r3, [pc, #68] ; (80045e8 <_dtoa_r+0xbd8>)
|
||
80045a4: f7ff baa0 b.w 8003ae8 <_dtoa_r+0xd8>
|
||
80045a8: f1bb 0f00 cmp.w fp, #0
|
||
80045ac: dc03 bgt.n 80045b6 <_dtoa_r+0xba6>
|
||
80045ae: 9b22 ldr r3, [sp, #136] ; 0x88
|
||
80045b0: 2b02 cmp r3, #2
|
||
80045b2: f73f aecc bgt.w 800434e <_dtoa_r+0x93e>
|
||
80045b6: 9f08 ldr r7, [sp, #32]
|
||
80045b8: 4621 mov r1, r4
|
||
80045ba: 4650 mov r0, sl
|
||
80045bc: f7ff f998 bl 80038f0 <quorem>
|
||
80045c0: 9a08 ldr r2, [sp, #32]
|
||
80045c2: f100 0330 add.w r3, r0, #48 ; 0x30
|
||
80045c6: f807 3b01 strb.w r3, [r7], #1
|
||
80045ca: 1aba subs r2, r7, r2
|
||
80045cc: 4593 cmp fp, r2
|
||
80045ce: ddb9 ble.n 8004544 <_dtoa_r+0xb34>
|
||
80045d0: 4651 mov r1, sl
|
||
80045d2: 2300 movs r3, #0
|
||
80045d4: 220a movs r2, #10
|
||
80045d6: 4628 mov r0, r5
|
||
80045d8: f000 f896 bl 8004708 <__multadd>
|
||
80045dc: 4682 mov sl, r0
|
||
80045de: e7eb b.n 80045b8 <_dtoa_r+0xba8>
|
||
80045e0: 080063d7 .word 0x080063d7
|
||
80045e4: 08006330 .word 0x08006330
|
||
80045e8: 08006354 .word 0x08006354
|
||
|
||
080045ec <_localeconv_r>:
|
||
80045ec: 4800 ldr r0, [pc, #0] ; (80045f0 <_localeconv_r+0x4>)
|
||
80045ee: 4770 bx lr
|
||
80045f0: 20000160 .word 0x20000160
|
||
|
||
080045f4 <memchr>:
|
||
80045f4: 4603 mov r3, r0
|
||
80045f6: b510 push {r4, lr}
|
||
80045f8: b2c9 uxtb r1, r1
|
||
80045fa: 4402 add r2, r0
|
||
80045fc: 4293 cmp r3, r2
|
||
80045fe: 4618 mov r0, r3
|
||
8004600: d101 bne.n 8004606 <memchr+0x12>
|
||
8004602: 2000 movs r0, #0
|
||
8004604: e003 b.n 800460e <memchr+0x1a>
|
||
8004606: 7804 ldrb r4, [r0, #0]
|
||
8004608: 3301 adds r3, #1
|
||
800460a: 428c cmp r4, r1
|
||
800460c: d1f6 bne.n 80045fc <memchr+0x8>
|
||
800460e: bd10 pop {r4, pc}
|
||
|
||
08004610 <memcpy>:
|
||
8004610: 440a add r2, r1
|
||
8004612: 4291 cmp r1, r2
|
||
8004614: f100 33ff add.w r3, r0, #4294967295 ; 0xffffffff
|
||
8004618: d100 bne.n 800461c <memcpy+0xc>
|
||
800461a: 4770 bx lr
|
||
800461c: b510 push {r4, lr}
|
||
800461e: f811 4b01 ldrb.w r4, [r1], #1
|
||
8004622: 4291 cmp r1, r2
|
||
8004624: f803 4f01 strb.w r4, [r3, #1]!
|
||
8004628: d1f9 bne.n 800461e <memcpy+0xe>
|
||
800462a: bd10 pop {r4, pc}
|
||
|
||
0800462c <__malloc_lock>:
|
||
800462c: 4801 ldr r0, [pc, #4] ; (8004634 <__malloc_lock+0x8>)
|
||
800462e: f000 bbca b.w 8004dc6 <__retarget_lock_acquire_recursive>
|
||
8004632: bf00 nop
|
||
8004634: 20000268 .word 0x20000268
|
||
|
||
08004638 <__malloc_unlock>:
|
||
8004638: 4801 ldr r0, [pc, #4] ; (8004640 <__malloc_unlock+0x8>)
|
||
800463a: f000 bbc5 b.w 8004dc8 <__retarget_lock_release_recursive>
|
||
800463e: bf00 nop
|
||
8004640: 20000268 .word 0x20000268
|
||
|
||
08004644 <_Balloc>:
|
||
8004644: b570 push {r4, r5, r6, lr}
|
||
8004646: 6a46 ldr r6, [r0, #36] ; 0x24
|
||
8004648: 4604 mov r4, r0
|
||
800464a: 460d mov r5, r1
|
||
800464c: b976 cbnz r6, 800466c <_Balloc+0x28>
|
||
800464e: 2010 movs r0, #16
|
||
8004650: f7fe fc28 bl 8002ea4 <malloc>
|
||
8004654: 4602 mov r2, r0
|
||
8004656: 6260 str r0, [r4, #36] ; 0x24
|
||
8004658: b920 cbnz r0, 8004664 <_Balloc+0x20>
|
||
800465a: 2166 movs r1, #102 ; 0x66
|
||
800465c: 4b17 ldr r3, [pc, #92] ; (80046bc <_Balloc+0x78>)
|
||
800465e: 4818 ldr r0, [pc, #96] ; (80046c0 <_Balloc+0x7c>)
|
||
8004660: f000 fb80 bl 8004d64 <__assert_func>
|
||
8004664: e9c0 6601 strd r6, r6, [r0, #4]
|
||
8004668: 6006 str r6, [r0, #0]
|
||
800466a: 60c6 str r6, [r0, #12]
|
||
800466c: 6a66 ldr r6, [r4, #36] ; 0x24
|
||
800466e: 68f3 ldr r3, [r6, #12]
|
||
8004670: b183 cbz r3, 8004694 <_Balloc+0x50>
|
||
8004672: 6a63 ldr r3, [r4, #36] ; 0x24
|
||
8004674: 68db ldr r3, [r3, #12]
|
||
8004676: f853 0025 ldr.w r0, [r3, r5, lsl #2]
|
||
800467a: b9b8 cbnz r0, 80046ac <_Balloc+0x68>
|
||
800467c: 2101 movs r1, #1
|
||
800467e: fa01 f605 lsl.w r6, r1, r5
|
||
8004682: 1d72 adds r2, r6, #5
|
||
8004684: 4620 mov r0, r4
|
||
8004686: 0092 lsls r2, r2, #2
|
||
8004688: f000 fb5e bl 8004d48 <_calloc_r>
|
||
800468c: b160 cbz r0, 80046a8 <_Balloc+0x64>
|
||
800468e: e9c0 5601 strd r5, r6, [r0, #4]
|
||
8004692: e00e b.n 80046b2 <_Balloc+0x6e>
|
||
8004694: 2221 movs r2, #33 ; 0x21
|
||
8004696: 2104 movs r1, #4
|
||
8004698: 4620 mov r0, r4
|
||
800469a: f000 fb55 bl 8004d48 <_calloc_r>
|
||
800469e: 6a63 ldr r3, [r4, #36] ; 0x24
|
||
80046a0: 60f0 str r0, [r6, #12]
|
||
80046a2: 68db ldr r3, [r3, #12]
|
||
80046a4: 2b00 cmp r3, #0
|
||
80046a6: d1e4 bne.n 8004672 <_Balloc+0x2e>
|
||
80046a8: 2000 movs r0, #0
|
||
80046aa: bd70 pop {r4, r5, r6, pc}
|
||
80046ac: 6802 ldr r2, [r0, #0]
|
||
80046ae: f843 2025 str.w r2, [r3, r5, lsl #2]
|
||
80046b2: 2300 movs r3, #0
|
||
80046b4: e9c0 3303 strd r3, r3, [r0, #12]
|
||
80046b8: e7f7 b.n 80046aa <_Balloc+0x66>
|
||
80046ba: bf00 nop
|
||
80046bc: 08006361 .word 0x08006361
|
||
80046c0: 080063e8 .word 0x080063e8
|
||
|
||
080046c4 <_Bfree>:
|
||
80046c4: b570 push {r4, r5, r6, lr}
|
||
80046c6: 6a46 ldr r6, [r0, #36] ; 0x24
|
||
80046c8: 4605 mov r5, r0
|
||
80046ca: 460c mov r4, r1
|
||
80046cc: b976 cbnz r6, 80046ec <_Bfree+0x28>
|
||
80046ce: 2010 movs r0, #16
|
||
80046d0: f7fe fbe8 bl 8002ea4 <malloc>
|
||
80046d4: 4602 mov r2, r0
|
||
80046d6: 6268 str r0, [r5, #36] ; 0x24
|
||
80046d8: b920 cbnz r0, 80046e4 <_Bfree+0x20>
|
||
80046da: 218a movs r1, #138 ; 0x8a
|
||
80046dc: 4b08 ldr r3, [pc, #32] ; (8004700 <_Bfree+0x3c>)
|
||
80046de: 4809 ldr r0, [pc, #36] ; (8004704 <_Bfree+0x40>)
|
||
80046e0: f000 fb40 bl 8004d64 <__assert_func>
|
||
80046e4: e9c0 6601 strd r6, r6, [r0, #4]
|
||
80046e8: 6006 str r6, [r0, #0]
|
||
80046ea: 60c6 str r6, [r0, #12]
|
||
80046ec: b13c cbz r4, 80046fe <_Bfree+0x3a>
|
||
80046ee: 6a6b ldr r3, [r5, #36] ; 0x24
|
||
80046f0: 6862 ldr r2, [r4, #4]
|
||
80046f2: 68db ldr r3, [r3, #12]
|
||
80046f4: f853 1022 ldr.w r1, [r3, r2, lsl #2]
|
||
80046f8: 6021 str r1, [r4, #0]
|
||
80046fa: f843 4022 str.w r4, [r3, r2, lsl #2]
|
||
80046fe: bd70 pop {r4, r5, r6, pc}
|
||
8004700: 08006361 .word 0x08006361
|
||
8004704: 080063e8 .word 0x080063e8
|
||
|
||
08004708 <__multadd>:
|
||
8004708: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
|
||
800470c: 4698 mov r8, r3
|
||
800470e: 460c mov r4, r1
|
||
8004710: 2300 movs r3, #0
|
||
8004712: 690e ldr r6, [r1, #16]
|
||
8004714: 4607 mov r7, r0
|
||
8004716: f101 0014 add.w r0, r1, #20
|
||
800471a: 6805 ldr r5, [r0, #0]
|
||
800471c: 3301 adds r3, #1
|
||
800471e: b2a9 uxth r1, r5
|
||
8004720: fb02 8101 mla r1, r2, r1, r8
|
||
8004724: 0c2d lsrs r5, r5, #16
|
||
8004726: ea4f 4c11 mov.w ip, r1, lsr #16
|
||
800472a: fb02 c505 mla r5, r2, r5, ip
|
||
800472e: b289 uxth r1, r1
|
||
8004730: eb01 4105 add.w r1, r1, r5, lsl #16
|
||
8004734: 429e cmp r6, r3
|
||
8004736: ea4f 4815 mov.w r8, r5, lsr #16
|
||
800473a: f840 1b04 str.w r1, [r0], #4
|
||
800473e: dcec bgt.n 800471a <__multadd+0x12>
|
||
8004740: f1b8 0f00 cmp.w r8, #0
|
||
8004744: d022 beq.n 800478c <__multadd+0x84>
|
||
8004746: 68a3 ldr r3, [r4, #8]
|
||
8004748: 42b3 cmp r3, r6
|
||
800474a: dc19 bgt.n 8004780 <__multadd+0x78>
|
||
800474c: 6861 ldr r1, [r4, #4]
|
||
800474e: 4638 mov r0, r7
|
||
8004750: 3101 adds r1, #1
|
||
8004752: f7ff ff77 bl 8004644 <_Balloc>
|
||
8004756: 4605 mov r5, r0
|
||
8004758: b928 cbnz r0, 8004766 <__multadd+0x5e>
|
||
800475a: 4602 mov r2, r0
|
||
800475c: 21b5 movs r1, #181 ; 0xb5
|
||
800475e: 4b0d ldr r3, [pc, #52] ; (8004794 <__multadd+0x8c>)
|
||
8004760: 480d ldr r0, [pc, #52] ; (8004798 <__multadd+0x90>)
|
||
8004762: f000 faff bl 8004d64 <__assert_func>
|
||
8004766: 6922 ldr r2, [r4, #16]
|
||
8004768: f104 010c add.w r1, r4, #12
|
||
800476c: 3202 adds r2, #2
|
||
800476e: 0092 lsls r2, r2, #2
|
||
8004770: 300c adds r0, #12
|
||
8004772: f7ff ff4d bl 8004610 <memcpy>
|
||
8004776: 4621 mov r1, r4
|
||
8004778: 4638 mov r0, r7
|
||
800477a: f7ff ffa3 bl 80046c4 <_Bfree>
|
||
800477e: 462c mov r4, r5
|
||
8004780: eb04 0386 add.w r3, r4, r6, lsl #2
|
||
8004784: 3601 adds r6, #1
|
||
8004786: f8c3 8014 str.w r8, [r3, #20]
|
||
800478a: 6126 str r6, [r4, #16]
|
||
800478c: 4620 mov r0, r4
|
||
800478e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
|
||
8004792: bf00 nop
|
||
8004794: 080063d7 .word 0x080063d7
|
||
8004798: 080063e8 .word 0x080063e8
|
||
|
||
0800479c <__hi0bits>:
|
||
800479c: 0c02 lsrs r2, r0, #16
|
||
800479e: 0412 lsls r2, r2, #16
|
||
80047a0: 4603 mov r3, r0
|
||
80047a2: b9ca cbnz r2, 80047d8 <__hi0bits+0x3c>
|
||
80047a4: 0403 lsls r3, r0, #16
|
||
80047a6: 2010 movs r0, #16
|
||
80047a8: f013 4f7f tst.w r3, #4278190080 ; 0xff000000
|
||
80047ac: bf04 itt eq
|
||
80047ae: 021b lsleq r3, r3, #8
|
||
80047b0: 3008 addeq r0, #8
|
||
80047b2: f013 4f70 tst.w r3, #4026531840 ; 0xf0000000
|
||
80047b6: bf04 itt eq
|
||
80047b8: 011b lsleq r3, r3, #4
|
||
80047ba: 3004 addeq r0, #4
|
||
80047bc: f013 4f40 tst.w r3, #3221225472 ; 0xc0000000
|
||
80047c0: bf04 itt eq
|
||
80047c2: 009b lsleq r3, r3, #2
|
||
80047c4: 3002 addeq r0, #2
|
||
80047c6: 2b00 cmp r3, #0
|
||
80047c8: db05 blt.n 80047d6 <__hi0bits+0x3a>
|
||
80047ca: f013 4f80 tst.w r3, #1073741824 ; 0x40000000
|
||
80047ce: f100 0001 add.w r0, r0, #1
|
||
80047d2: bf08 it eq
|
||
80047d4: 2020 moveq r0, #32
|
||
80047d6: 4770 bx lr
|
||
80047d8: 2000 movs r0, #0
|
||
80047da: e7e5 b.n 80047a8 <__hi0bits+0xc>
|
||
|
||
080047dc <__lo0bits>:
|
||
80047dc: 6803 ldr r3, [r0, #0]
|
||
80047de: 4602 mov r2, r0
|
||
80047e0: f013 0007 ands.w r0, r3, #7
|
||
80047e4: d00b beq.n 80047fe <__lo0bits+0x22>
|
||
80047e6: 07d9 lsls r1, r3, #31
|
||
80047e8: d422 bmi.n 8004830 <__lo0bits+0x54>
|
||
80047ea: 0798 lsls r0, r3, #30
|
||
80047ec: bf49 itett mi
|
||
80047ee: 085b lsrmi r3, r3, #1
|
||
80047f0: 089b lsrpl r3, r3, #2
|
||
80047f2: 2001 movmi r0, #1
|
||
80047f4: 6013 strmi r3, [r2, #0]
|
||
80047f6: bf5c itt pl
|
||
80047f8: 2002 movpl r0, #2
|
||
80047fa: 6013 strpl r3, [r2, #0]
|
||
80047fc: 4770 bx lr
|
||
80047fe: b299 uxth r1, r3
|
||
8004800: b909 cbnz r1, 8004806 <__lo0bits+0x2a>
|
||
8004802: 2010 movs r0, #16
|
||
8004804: 0c1b lsrs r3, r3, #16
|
||
8004806: f013 0fff tst.w r3, #255 ; 0xff
|
||
800480a: bf04 itt eq
|
||
800480c: 0a1b lsreq r3, r3, #8
|
||
800480e: 3008 addeq r0, #8
|
||
8004810: 0719 lsls r1, r3, #28
|
||
8004812: bf04 itt eq
|
||
8004814: 091b lsreq r3, r3, #4
|
||
8004816: 3004 addeq r0, #4
|
||
8004818: 0799 lsls r1, r3, #30
|
||
800481a: bf04 itt eq
|
||
800481c: 089b lsreq r3, r3, #2
|
||
800481e: 3002 addeq r0, #2
|
||
8004820: 07d9 lsls r1, r3, #31
|
||
8004822: d403 bmi.n 800482c <__lo0bits+0x50>
|
||
8004824: 085b lsrs r3, r3, #1
|
||
8004826: f100 0001 add.w r0, r0, #1
|
||
800482a: d003 beq.n 8004834 <__lo0bits+0x58>
|
||
800482c: 6013 str r3, [r2, #0]
|
||
800482e: 4770 bx lr
|
||
8004830: 2000 movs r0, #0
|
||
8004832: 4770 bx lr
|
||
8004834: 2020 movs r0, #32
|
||
8004836: 4770 bx lr
|
||
|
||
08004838 <__i2b>:
|
||
8004838: b510 push {r4, lr}
|
||
800483a: 460c mov r4, r1
|
||
800483c: 2101 movs r1, #1
|
||
800483e: f7ff ff01 bl 8004644 <_Balloc>
|
||
8004842: 4602 mov r2, r0
|
||
8004844: b928 cbnz r0, 8004852 <__i2b+0x1a>
|
||
8004846: f44f 71a0 mov.w r1, #320 ; 0x140
|
||
800484a: 4b04 ldr r3, [pc, #16] ; (800485c <__i2b+0x24>)
|
||
800484c: 4804 ldr r0, [pc, #16] ; (8004860 <__i2b+0x28>)
|
||
800484e: f000 fa89 bl 8004d64 <__assert_func>
|
||
8004852: 2301 movs r3, #1
|
||
8004854: 6144 str r4, [r0, #20]
|
||
8004856: 6103 str r3, [r0, #16]
|
||
8004858: bd10 pop {r4, pc}
|
||
800485a: bf00 nop
|
||
800485c: 080063d7 .word 0x080063d7
|
||
8004860: 080063e8 .word 0x080063e8
|
||
|
||
08004864 <__multiply>:
|
||
8004864: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
|
||
8004868: 4614 mov r4, r2
|
||
800486a: 690a ldr r2, [r1, #16]
|
||
800486c: 6923 ldr r3, [r4, #16]
|
||
800486e: 460d mov r5, r1
|
||
8004870: 429a cmp r2, r3
|
||
8004872: bfbe ittt lt
|
||
8004874: 460b movlt r3, r1
|
||
8004876: 4625 movlt r5, r4
|
||
8004878: 461c movlt r4, r3
|
||
800487a: f8d5 a010 ldr.w sl, [r5, #16]
|
||
800487e: f8d4 9010 ldr.w r9, [r4, #16]
|
||
8004882: 68ab ldr r3, [r5, #8]
|
||
8004884: 6869 ldr r1, [r5, #4]
|
||
8004886: eb0a 0709 add.w r7, sl, r9
|
||
800488a: 42bb cmp r3, r7
|
||
800488c: b085 sub sp, #20
|
||
800488e: bfb8 it lt
|
||
8004890: 3101 addlt r1, #1
|
||
8004892: f7ff fed7 bl 8004644 <_Balloc>
|
||
8004896: b930 cbnz r0, 80048a6 <__multiply+0x42>
|
||
8004898: 4602 mov r2, r0
|
||
800489a: f240 115d movw r1, #349 ; 0x15d
|
||
800489e: 4b41 ldr r3, [pc, #260] ; (80049a4 <__multiply+0x140>)
|
||
80048a0: 4841 ldr r0, [pc, #260] ; (80049a8 <__multiply+0x144>)
|
||
80048a2: f000 fa5f bl 8004d64 <__assert_func>
|
||
80048a6: f100 0614 add.w r6, r0, #20
|
||
80048aa: 4633 mov r3, r6
|
||
80048ac: 2200 movs r2, #0
|
||
80048ae: eb06 0887 add.w r8, r6, r7, lsl #2
|
||
80048b2: 4543 cmp r3, r8
|
||
80048b4: d31e bcc.n 80048f4 <__multiply+0x90>
|
||
80048b6: f105 0c14 add.w ip, r5, #20
|
||
80048ba: f104 0314 add.w r3, r4, #20
|
||
80048be: eb0c 0c8a add.w ip, ip, sl, lsl #2
|
||
80048c2: eb03 0289 add.w r2, r3, r9, lsl #2
|
||
80048c6: 9202 str r2, [sp, #8]
|
||
80048c8: ebac 0205 sub.w r2, ip, r5
|
||
80048cc: 3a15 subs r2, #21
|
||
80048ce: f022 0203 bic.w r2, r2, #3
|
||
80048d2: 3204 adds r2, #4
|
||
80048d4: f105 0115 add.w r1, r5, #21
|
||
80048d8: 458c cmp ip, r1
|
||
80048da: bf38 it cc
|
||
80048dc: 2204 movcc r2, #4
|
||
80048de: 9201 str r2, [sp, #4]
|
||
80048e0: 9a02 ldr r2, [sp, #8]
|
||
80048e2: 9303 str r3, [sp, #12]
|
||
80048e4: 429a cmp r2, r3
|
||
80048e6: d808 bhi.n 80048fa <__multiply+0x96>
|
||
80048e8: 2f00 cmp r7, #0
|
||
80048ea: dc55 bgt.n 8004998 <__multiply+0x134>
|
||
80048ec: 6107 str r7, [r0, #16]
|
||
80048ee: b005 add sp, #20
|
||
80048f0: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
|
||
80048f4: f843 2b04 str.w r2, [r3], #4
|
||
80048f8: e7db b.n 80048b2 <__multiply+0x4e>
|
||
80048fa: f8b3 a000 ldrh.w sl, [r3]
|
||
80048fe: f1ba 0f00 cmp.w sl, #0
|
||
8004902: d020 beq.n 8004946 <__multiply+0xe2>
|
||
8004904: 46b1 mov r9, r6
|
||
8004906: 2200 movs r2, #0
|
||
8004908: f105 0e14 add.w lr, r5, #20
|
||
800490c: f85e 4b04 ldr.w r4, [lr], #4
|
||
8004910: f8d9 b000 ldr.w fp, [r9]
|
||
8004914: b2a1 uxth r1, r4
|
||
8004916: fa1f fb8b uxth.w fp, fp
|
||
800491a: fb0a b101 mla r1, sl, r1, fp
|
||
800491e: 4411 add r1, r2
|
||
8004920: f8d9 2000 ldr.w r2, [r9]
|
||
8004924: 0c24 lsrs r4, r4, #16
|
||
8004926: 0c12 lsrs r2, r2, #16
|
||
8004928: fb0a 2404 mla r4, sl, r4, r2
|
||
800492c: eb04 4411 add.w r4, r4, r1, lsr #16
|
||
8004930: b289 uxth r1, r1
|
||
8004932: ea41 4104 orr.w r1, r1, r4, lsl #16
|
||
8004936: 45f4 cmp ip, lr
|
||
8004938: ea4f 4214 mov.w r2, r4, lsr #16
|
||
800493c: f849 1b04 str.w r1, [r9], #4
|
||
8004940: d8e4 bhi.n 800490c <__multiply+0xa8>
|
||
8004942: 9901 ldr r1, [sp, #4]
|
||
8004944: 5072 str r2, [r6, r1]
|
||
8004946: 9a03 ldr r2, [sp, #12]
|
||
8004948: 3304 adds r3, #4
|
||
800494a: f8b2 9002 ldrh.w r9, [r2, #2]
|
||
800494e: f1b9 0f00 cmp.w r9, #0
|
||
8004952: d01f beq.n 8004994 <__multiply+0x130>
|
||
8004954: 46b6 mov lr, r6
|
||
8004956: f04f 0a00 mov.w sl, #0
|
||
800495a: 6834 ldr r4, [r6, #0]
|
||
800495c: f105 0114 add.w r1, r5, #20
|
||
8004960: 880a ldrh r2, [r1, #0]
|
||
8004962: f8be b002 ldrh.w fp, [lr, #2]
|
||
8004966: b2a4 uxth r4, r4
|
||
8004968: fb09 b202 mla r2, r9, r2, fp
|
||
800496c: 4492 add sl, r2
|
||
800496e: ea44 440a orr.w r4, r4, sl, lsl #16
|
||
8004972: f84e 4b04 str.w r4, [lr], #4
|
||
8004976: f851 4b04 ldr.w r4, [r1], #4
|
||
800497a: f8be 2000 ldrh.w r2, [lr]
|
||
800497e: 0c24 lsrs r4, r4, #16
|
||
8004980: fb09 2404 mla r4, r9, r4, r2
|
||
8004984: 458c cmp ip, r1
|
||
8004986: eb04 441a add.w r4, r4, sl, lsr #16
|
||
800498a: ea4f 4a14 mov.w sl, r4, lsr #16
|
||
800498e: d8e7 bhi.n 8004960 <__multiply+0xfc>
|
||
8004990: 9a01 ldr r2, [sp, #4]
|
||
8004992: 50b4 str r4, [r6, r2]
|
||
8004994: 3604 adds r6, #4
|
||
8004996: e7a3 b.n 80048e0 <__multiply+0x7c>
|
||
8004998: f858 3d04 ldr.w r3, [r8, #-4]!
|
||
800499c: 2b00 cmp r3, #0
|
||
800499e: d1a5 bne.n 80048ec <__multiply+0x88>
|
||
80049a0: 3f01 subs r7, #1
|
||
80049a2: e7a1 b.n 80048e8 <__multiply+0x84>
|
||
80049a4: 080063d7 .word 0x080063d7
|
||
80049a8: 080063e8 .word 0x080063e8
|
||
|
||
080049ac <__pow5mult>:
|
||
80049ac: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
|
||
80049b0: 4615 mov r5, r2
|
||
80049b2: f012 0203 ands.w r2, r2, #3
|
||
80049b6: 4606 mov r6, r0
|
||
80049b8: 460f mov r7, r1
|
||
80049ba: d007 beq.n 80049cc <__pow5mult+0x20>
|
||
80049bc: 4c25 ldr r4, [pc, #148] ; (8004a54 <__pow5mult+0xa8>)
|
||
80049be: 3a01 subs r2, #1
|
||
80049c0: 2300 movs r3, #0
|
||
80049c2: f854 2022 ldr.w r2, [r4, r2, lsl #2]
|
||
80049c6: f7ff fe9f bl 8004708 <__multadd>
|
||
80049ca: 4607 mov r7, r0
|
||
80049cc: 10ad asrs r5, r5, #2
|
||
80049ce: d03d beq.n 8004a4c <__pow5mult+0xa0>
|
||
80049d0: 6a74 ldr r4, [r6, #36] ; 0x24
|
||
80049d2: b97c cbnz r4, 80049f4 <__pow5mult+0x48>
|
||
80049d4: 2010 movs r0, #16
|
||
80049d6: f7fe fa65 bl 8002ea4 <malloc>
|
||
80049da: 4602 mov r2, r0
|
||
80049dc: 6270 str r0, [r6, #36] ; 0x24
|
||
80049de: b928 cbnz r0, 80049ec <__pow5mult+0x40>
|
||
80049e0: f44f 71d7 mov.w r1, #430 ; 0x1ae
|
||
80049e4: 4b1c ldr r3, [pc, #112] ; (8004a58 <__pow5mult+0xac>)
|
||
80049e6: 481d ldr r0, [pc, #116] ; (8004a5c <__pow5mult+0xb0>)
|
||
80049e8: f000 f9bc bl 8004d64 <__assert_func>
|
||
80049ec: e9c0 4401 strd r4, r4, [r0, #4]
|
||
80049f0: 6004 str r4, [r0, #0]
|
||
80049f2: 60c4 str r4, [r0, #12]
|
||
80049f4: f8d6 8024 ldr.w r8, [r6, #36] ; 0x24
|
||
80049f8: f8d8 4008 ldr.w r4, [r8, #8]
|
||
80049fc: b94c cbnz r4, 8004a12 <__pow5mult+0x66>
|
||
80049fe: f240 2171 movw r1, #625 ; 0x271
|
||
8004a02: 4630 mov r0, r6
|
||
8004a04: f7ff ff18 bl 8004838 <__i2b>
|
||
8004a08: 2300 movs r3, #0
|
||
8004a0a: 4604 mov r4, r0
|
||
8004a0c: f8c8 0008 str.w r0, [r8, #8]
|
||
8004a10: 6003 str r3, [r0, #0]
|
||
8004a12: f04f 0900 mov.w r9, #0
|
||
8004a16: 07eb lsls r3, r5, #31
|
||
8004a18: d50a bpl.n 8004a30 <__pow5mult+0x84>
|
||
8004a1a: 4639 mov r1, r7
|
||
8004a1c: 4622 mov r2, r4
|
||
8004a1e: 4630 mov r0, r6
|
||
8004a20: f7ff ff20 bl 8004864 <__multiply>
|
||
8004a24: 4680 mov r8, r0
|
||
8004a26: 4639 mov r1, r7
|
||
8004a28: 4630 mov r0, r6
|
||
8004a2a: f7ff fe4b bl 80046c4 <_Bfree>
|
||
8004a2e: 4647 mov r7, r8
|
||
8004a30: 106d asrs r5, r5, #1
|
||
8004a32: d00b beq.n 8004a4c <__pow5mult+0xa0>
|
||
8004a34: 6820 ldr r0, [r4, #0]
|
||
8004a36: b938 cbnz r0, 8004a48 <__pow5mult+0x9c>
|
||
8004a38: 4622 mov r2, r4
|
||
8004a3a: 4621 mov r1, r4
|
||
8004a3c: 4630 mov r0, r6
|
||
8004a3e: f7ff ff11 bl 8004864 <__multiply>
|
||
8004a42: 6020 str r0, [r4, #0]
|
||
8004a44: f8c0 9000 str.w r9, [r0]
|
||
8004a48: 4604 mov r4, r0
|
||
8004a4a: e7e4 b.n 8004a16 <__pow5mult+0x6a>
|
||
8004a4c: 4638 mov r0, r7
|
||
8004a4e: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
|
||
8004a52: bf00 nop
|
||
8004a54: 08006538 .word 0x08006538
|
||
8004a58: 08006361 .word 0x08006361
|
||
8004a5c: 080063e8 .word 0x080063e8
|
||
|
||
08004a60 <__lshift>:
|
||
8004a60: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
|
||
8004a64: 460c mov r4, r1
|
||
8004a66: 4607 mov r7, r0
|
||
8004a68: 4691 mov r9, r2
|
||
8004a6a: 6923 ldr r3, [r4, #16]
|
||
8004a6c: 6849 ldr r1, [r1, #4]
|
||
8004a6e: eb03 1862 add.w r8, r3, r2, asr #5
|
||
8004a72: 68a3 ldr r3, [r4, #8]
|
||
8004a74: ea4f 1a62 mov.w sl, r2, asr #5
|
||
8004a78: f108 0601 add.w r6, r8, #1
|
||
8004a7c: 42b3 cmp r3, r6
|
||
8004a7e: db0b blt.n 8004a98 <__lshift+0x38>
|
||
8004a80: 4638 mov r0, r7
|
||
8004a82: f7ff fddf bl 8004644 <_Balloc>
|
||
8004a86: 4605 mov r5, r0
|
||
8004a88: b948 cbnz r0, 8004a9e <__lshift+0x3e>
|
||
8004a8a: 4602 mov r2, r0
|
||
8004a8c: f240 11d9 movw r1, #473 ; 0x1d9
|
||
8004a90: 4b27 ldr r3, [pc, #156] ; (8004b30 <__lshift+0xd0>)
|
||
8004a92: 4828 ldr r0, [pc, #160] ; (8004b34 <__lshift+0xd4>)
|
||
8004a94: f000 f966 bl 8004d64 <__assert_func>
|
||
8004a98: 3101 adds r1, #1
|
||
8004a9a: 005b lsls r3, r3, #1
|
||
8004a9c: e7ee b.n 8004a7c <__lshift+0x1c>
|
||
8004a9e: 2300 movs r3, #0
|
||
8004aa0: f100 0114 add.w r1, r0, #20
|
||
8004aa4: f100 0210 add.w r2, r0, #16
|
||
8004aa8: 4618 mov r0, r3
|
||
8004aaa: 4553 cmp r3, sl
|
||
8004aac: db33 blt.n 8004b16 <__lshift+0xb6>
|
||
8004aae: 6920 ldr r0, [r4, #16]
|
||
8004ab0: ea2a 7aea bic.w sl, sl, sl, asr #31
|
||
8004ab4: f104 0314 add.w r3, r4, #20
|
||
8004ab8: f019 091f ands.w r9, r9, #31
|
||
8004abc: eb01 018a add.w r1, r1, sl, lsl #2
|
||
8004ac0: eb03 0c80 add.w ip, r3, r0, lsl #2
|
||
8004ac4: d02b beq.n 8004b1e <__lshift+0xbe>
|
||
8004ac6: 468a mov sl, r1
|
||
8004ac8: 2200 movs r2, #0
|
||
8004aca: f1c9 0e20 rsb lr, r9, #32
|
||
8004ace: 6818 ldr r0, [r3, #0]
|
||
8004ad0: fa00 f009 lsl.w r0, r0, r9
|
||
8004ad4: 4302 orrs r2, r0
|
||
8004ad6: f84a 2b04 str.w r2, [sl], #4
|
||
8004ada: f853 2b04 ldr.w r2, [r3], #4
|
||
8004ade: 459c cmp ip, r3
|
||
8004ae0: fa22 f20e lsr.w r2, r2, lr
|
||
8004ae4: d8f3 bhi.n 8004ace <__lshift+0x6e>
|
||
8004ae6: ebac 0304 sub.w r3, ip, r4
|
||
8004aea: 3b15 subs r3, #21
|
||
8004aec: f023 0303 bic.w r3, r3, #3
|
||
8004af0: 3304 adds r3, #4
|
||
8004af2: f104 0015 add.w r0, r4, #21
|
||
8004af6: 4584 cmp ip, r0
|
||
8004af8: bf38 it cc
|
||
8004afa: 2304 movcc r3, #4
|
||
8004afc: 50ca str r2, [r1, r3]
|
||
8004afe: b10a cbz r2, 8004b04 <__lshift+0xa4>
|
||
8004b00: f108 0602 add.w r6, r8, #2
|
||
8004b04: 3e01 subs r6, #1
|
||
8004b06: 4638 mov r0, r7
|
||
8004b08: 4621 mov r1, r4
|
||
8004b0a: 612e str r6, [r5, #16]
|
||
8004b0c: f7ff fdda bl 80046c4 <_Bfree>
|
||
8004b10: 4628 mov r0, r5
|
||
8004b12: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
|
||
8004b16: f842 0f04 str.w r0, [r2, #4]!
|
||
8004b1a: 3301 adds r3, #1
|
||
8004b1c: e7c5 b.n 8004aaa <__lshift+0x4a>
|
||
8004b1e: 3904 subs r1, #4
|
||
8004b20: f853 2b04 ldr.w r2, [r3], #4
|
||
8004b24: 459c cmp ip, r3
|
||
8004b26: f841 2f04 str.w r2, [r1, #4]!
|
||
8004b2a: d8f9 bhi.n 8004b20 <__lshift+0xc0>
|
||
8004b2c: e7ea b.n 8004b04 <__lshift+0xa4>
|
||
8004b2e: bf00 nop
|
||
8004b30: 080063d7 .word 0x080063d7
|
||
8004b34: 080063e8 .word 0x080063e8
|
||
|
||
08004b38 <__mcmp>:
|
||
8004b38: 4603 mov r3, r0
|
||
8004b3a: 690a ldr r2, [r1, #16]
|
||
8004b3c: 6900 ldr r0, [r0, #16]
|
||
8004b3e: b530 push {r4, r5, lr}
|
||
8004b40: 1a80 subs r0, r0, r2
|
||
8004b42: d10d bne.n 8004b60 <__mcmp+0x28>
|
||
8004b44: 3314 adds r3, #20
|
||
8004b46: 3114 adds r1, #20
|
||
8004b48: eb03 0482 add.w r4, r3, r2, lsl #2
|
||
8004b4c: eb01 0182 add.w r1, r1, r2, lsl #2
|
||
8004b50: f854 5d04 ldr.w r5, [r4, #-4]!
|
||
8004b54: f851 2d04 ldr.w r2, [r1, #-4]!
|
||
8004b58: 4295 cmp r5, r2
|
||
8004b5a: d002 beq.n 8004b62 <__mcmp+0x2a>
|
||
8004b5c: d304 bcc.n 8004b68 <__mcmp+0x30>
|
||
8004b5e: 2001 movs r0, #1
|
||
8004b60: bd30 pop {r4, r5, pc}
|
||
8004b62: 42a3 cmp r3, r4
|
||
8004b64: d3f4 bcc.n 8004b50 <__mcmp+0x18>
|
||
8004b66: e7fb b.n 8004b60 <__mcmp+0x28>
|
||
8004b68: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8004b6c: e7f8 b.n 8004b60 <__mcmp+0x28>
|
||
...
|
||
|
||
08004b70 <__mdiff>:
|
||
8004b70: e92d 4ff8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
|
||
8004b74: 460c mov r4, r1
|
||
8004b76: 4606 mov r6, r0
|
||
8004b78: 4611 mov r1, r2
|
||
8004b7a: 4620 mov r0, r4
|
||
8004b7c: 4692 mov sl, r2
|
||
8004b7e: f7ff ffdb bl 8004b38 <__mcmp>
|
||
8004b82: 1e05 subs r5, r0, #0
|
||
8004b84: d111 bne.n 8004baa <__mdiff+0x3a>
|
||
8004b86: 4629 mov r1, r5
|
||
8004b88: 4630 mov r0, r6
|
||
8004b8a: f7ff fd5b bl 8004644 <_Balloc>
|
||
8004b8e: 4602 mov r2, r0
|
||
8004b90: b928 cbnz r0, 8004b9e <__mdiff+0x2e>
|
||
8004b92: f240 2132 movw r1, #562 ; 0x232
|
||
8004b96: 4b3c ldr r3, [pc, #240] ; (8004c88 <__mdiff+0x118>)
|
||
8004b98: 483c ldr r0, [pc, #240] ; (8004c8c <__mdiff+0x11c>)
|
||
8004b9a: f000 f8e3 bl 8004d64 <__assert_func>
|
||
8004b9e: 2301 movs r3, #1
|
||
8004ba0: e9c0 3504 strd r3, r5, [r0, #16]
|
||
8004ba4: 4610 mov r0, r2
|
||
8004ba6: e8bd 8ff8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
|
||
8004baa: bfa4 itt ge
|
||
8004bac: 4653 movge r3, sl
|
||
8004bae: 46a2 movge sl, r4
|
||
8004bb0: 4630 mov r0, r6
|
||
8004bb2: f8da 1004 ldr.w r1, [sl, #4]
|
||
8004bb6: bfa6 itte ge
|
||
8004bb8: 461c movge r4, r3
|
||
8004bba: 2500 movge r5, #0
|
||
8004bbc: 2501 movlt r5, #1
|
||
8004bbe: f7ff fd41 bl 8004644 <_Balloc>
|
||
8004bc2: 4602 mov r2, r0
|
||
8004bc4: b918 cbnz r0, 8004bce <__mdiff+0x5e>
|
||
8004bc6: f44f 7110 mov.w r1, #576 ; 0x240
|
||
8004bca: 4b2f ldr r3, [pc, #188] ; (8004c88 <__mdiff+0x118>)
|
||
8004bcc: e7e4 b.n 8004b98 <__mdiff+0x28>
|
||
8004bce: f100 0814 add.w r8, r0, #20
|
||
8004bd2: f8da 7010 ldr.w r7, [sl, #16]
|
||
8004bd6: 60c5 str r5, [r0, #12]
|
||
8004bd8: f04f 0c00 mov.w ip, #0
|
||
8004bdc: f10a 0514 add.w r5, sl, #20
|
||
8004be0: f10a 0010 add.w r0, sl, #16
|
||
8004be4: 46c2 mov sl, r8
|
||
8004be6: 6926 ldr r6, [r4, #16]
|
||
8004be8: f104 0914 add.w r9, r4, #20
|
||
8004bec: eb05 0e87 add.w lr, r5, r7, lsl #2
|
||
8004bf0: eb09 0686 add.w r6, r9, r6, lsl #2
|
||
8004bf4: f850 bf04 ldr.w fp, [r0, #4]!
|
||
8004bf8: f859 3b04 ldr.w r3, [r9], #4
|
||
8004bfc: fa1f f18b uxth.w r1, fp
|
||
8004c00: 4461 add r1, ip
|
||
8004c02: fa1f fc83 uxth.w ip, r3
|
||
8004c06: 0c1b lsrs r3, r3, #16
|
||
8004c08: eba1 010c sub.w r1, r1, ip
|
||
8004c0c: ebc3 431b rsb r3, r3, fp, lsr #16
|
||
8004c10: eb03 4321 add.w r3, r3, r1, asr #16
|
||
8004c14: b289 uxth r1, r1
|
||
8004c16: ea4f 4c23 mov.w ip, r3, asr #16
|
||
8004c1a: 454e cmp r6, r9
|
||
8004c1c: ea41 4303 orr.w r3, r1, r3, lsl #16
|
||
8004c20: f84a 3b04 str.w r3, [sl], #4
|
||
8004c24: d8e6 bhi.n 8004bf4 <__mdiff+0x84>
|
||
8004c26: 1b33 subs r3, r6, r4
|
||
8004c28: 3b15 subs r3, #21
|
||
8004c2a: f023 0303 bic.w r3, r3, #3
|
||
8004c2e: 3415 adds r4, #21
|
||
8004c30: 3304 adds r3, #4
|
||
8004c32: 42a6 cmp r6, r4
|
||
8004c34: bf38 it cc
|
||
8004c36: 2304 movcc r3, #4
|
||
8004c38: 441d add r5, r3
|
||
8004c3a: 4443 add r3, r8
|
||
8004c3c: 461e mov r6, r3
|
||
8004c3e: 462c mov r4, r5
|
||
8004c40: 4574 cmp r4, lr
|
||
8004c42: d30e bcc.n 8004c62 <__mdiff+0xf2>
|
||
8004c44: f10e 0103 add.w r1, lr, #3
|
||
8004c48: 1b49 subs r1, r1, r5
|
||
8004c4a: f021 0103 bic.w r1, r1, #3
|
||
8004c4e: 3d03 subs r5, #3
|
||
8004c50: 45ae cmp lr, r5
|
||
8004c52: bf38 it cc
|
||
8004c54: 2100 movcc r1, #0
|
||
8004c56: 4419 add r1, r3
|
||
8004c58: f851 3d04 ldr.w r3, [r1, #-4]!
|
||
8004c5c: b18b cbz r3, 8004c82 <__mdiff+0x112>
|
||
8004c5e: 6117 str r7, [r2, #16]
|
||
8004c60: e7a0 b.n 8004ba4 <__mdiff+0x34>
|
||
8004c62: f854 8b04 ldr.w r8, [r4], #4
|
||
8004c66: fa1f f188 uxth.w r1, r8
|
||
8004c6a: 4461 add r1, ip
|
||
8004c6c: 1408 asrs r0, r1, #16
|
||
8004c6e: eb00 4018 add.w r0, r0, r8, lsr #16
|
||
8004c72: b289 uxth r1, r1
|
||
8004c74: ea41 4100 orr.w r1, r1, r0, lsl #16
|
||
8004c78: ea4f 4c20 mov.w ip, r0, asr #16
|
||
8004c7c: f846 1b04 str.w r1, [r6], #4
|
||
8004c80: e7de b.n 8004c40 <__mdiff+0xd0>
|
||
8004c82: 3f01 subs r7, #1
|
||
8004c84: e7e8 b.n 8004c58 <__mdiff+0xe8>
|
||
8004c86: bf00 nop
|
||
8004c88: 080063d7 .word 0x080063d7
|
||
8004c8c: 080063e8 .word 0x080063e8
|
||
|
||
08004c90 <__d2b>:
|
||
8004c90: e92d 41f3 stmdb sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
|
||
8004c94: 2101 movs r1, #1
|
||
8004c96: e9dd 7608 ldrd r7, r6, [sp, #32]
|
||
8004c9a: 4690 mov r8, r2
|
||
8004c9c: 461d mov r5, r3
|
||
8004c9e: f7ff fcd1 bl 8004644 <_Balloc>
|
||
8004ca2: 4604 mov r4, r0
|
||
8004ca4: b930 cbnz r0, 8004cb4 <__d2b+0x24>
|
||
8004ca6: 4602 mov r2, r0
|
||
8004ca8: f240 310a movw r1, #778 ; 0x30a
|
||
8004cac: 4b24 ldr r3, [pc, #144] ; (8004d40 <__d2b+0xb0>)
|
||
8004cae: 4825 ldr r0, [pc, #148] ; (8004d44 <__d2b+0xb4>)
|
||
8004cb0: f000 f858 bl 8004d64 <__assert_func>
|
||
8004cb4: f3c5 0313 ubfx r3, r5, #0, #20
|
||
8004cb8: f3c5 550a ubfx r5, r5, #20, #11
|
||
8004cbc: bb2d cbnz r5, 8004d0a <__d2b+0x7a>
|
||
8004cbe: 9301 str r3, [sp, #4]
|
||
8004cc0: f1b8 0300 subs.w r3, r8, #0
|
||
8004cc4: d026 beq.n 8004d14 <__d2b+0x84>
|
||
8004cc6: 4668 mov r0, sp
|
||
8004cc8: 9300 str r3, [sp, #0]
|
||
8004cca: f7ff fd87 bl 80047dc <__lo0bits>
|
||
8004cce: 9900 ldr r1, [sp, #0]
|
||
8004cd0: b1f0 cbz r0, 8004d10 <__d2b+0x80>
|
||
8004cd2: 9a01 ldr r2, [sp, #4]
|
||
8004cd4: f1c0 0320 rsb r3, r0, #32
|
||
8004cd8: fa02 f303 lsl.w r3, r2, r3
|
||
8004cdc: 430b orrs r3, r1
|
||
8004cde: 40c2 lsrs r2, r0
|
||
8004ce0: 6163 str r3, [r4, #20]
|
||
8004ce2: 9201 str r2, [sp, #4]
|
||
8004ce4: 9b01 ldr r3, [sp, #4]
|
||
8004ce6: 2b00 cmp r3, #0
|
||
8004ce8: bf14 ite ne
|
||
8004cea: 2102 movne r1, #2
|
||
8004cec: 2101 moveq r1, #1
|
||
8004cee: 61a3 str r3, [r4, #24]
|
||
8004cf0: 6121 str r1, [r4, #16]
|
||
8004cf2: b1c5 cbz r5, 8004d26 <__d2b+0x96>
|
||
8004cf4: f2a5 4533 subw r5, r5, #1075 ; 0x433
|
||
8004cf8: 4405 add r5, r0
|
||
8004cfa: f1c0 0035 rsb r0, r0, #53 ; 0x35
|
||
8004cfe: 603d str r5, [r7, #0]
|
||
8004d00: 6030 str r0, [r6, #0]
|
||
8004d02: 4620 mov r0, r4
|
||
8004d04: b002 add sp, #8
|
||
8004d06: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
|
||
8004d0a: f443 1380 orr.w r3, r3, #1048576 ; 0x100000
|
||
8004d0e: e7d6 b.n 8004cbe <__d2b+0x2e>
|
||
8004d10: 6161 str r1, [r4, #20]
|
||
8004d12: e7e7 b.n 8004ce4 <__d2b+0x54>
|
||
8004d14: a801 add r0, sp, #4
|
||
8004d16: f7ff fd61 bl 80047dc <__lo0bits>
|
||
8004d1a: 2101 movs r1, #1
|
||
8004d1c: 9b01 ldr r3, [sp, #4]
|
||
8004d1e: 6121 str r1, [r4, #16]
|
||
8004d20: 6163 str r3, [r4, #20]
|
||
8004d22: 3020 adds r0, #32
|
||
8004d24: e7e5 b.n 8004cf2 <__d2b+0x62>
|
||
8004d26: eb04 0381 add.w r3, r4, r1, lsl #2
|
||
8004d2a: f2a0 4032 subw r0, r0, #1074 ; 0x432
|
||
8004d2e: 6038 str r0, [r7, #0]
|
||
8004d30: 6918 ldr r0, [r3, #16]
|
||
8004d32: f7ff fd33 bl 800479c <__hi0bits>
|
||
8004d36: ebc0 1141 rsb r1, r0, r1, lsl #5
|
||
8004d3a: 6031 str r1, [r6, #0]
|
||
8004d3c: e7e1 b.n 8004d02 <__d2b+0x72>
|
||
8004d3e: bf00 nop
|
||
8004d40: 080063d7 .word 0x080063d7
|
||
8004d44: 080063e8 .word 0x080063e8
|
||
|
||
08004d48 <_calloc_r>:
|
||
8004d48: b538 push {r3, r4, r5, lr}
|
||
8004d4a: fb02 f501 mul.w r5, r2, r1
|
||
8004d4e: 4629 mov r1, r5
|
||
8004d50: f7fe f904 bl 8002f5c <_malloc_r>
|
||
8004d54: 4604 mov r4, r0
|
||
8004d56: b118 cbz r0, 8004d60 <_calloc_r+0x18>
|
||
8004d58: 462a mov r2, r5
|
||
8004d5a: 2100 movs r1, #0
|
||
8004d5c: f7fe f8aa bl 8002eb4 <memset>
|
||
8004d60: 4620 mov r0, r4
|
||
8004d62: bd38 pop {r3, r4, r5, pc}
|
||
|
||
08004d64 <__assert_func>:
|
||
8004d64: b51f push {r0, r1, r2, r3, r4, lr}
|
||
8004d66: 4614 mov r4, r2
|
||
8004d68: 461a mov r2, r3
|
||
8004d6a: 4b09 ldr r3, [pc, #36] ; (8004d90 <__assert_func+0x2c>)
|
||
8004d6c: 4605 mov r5, r0
|
||
8004d6e: 681b ldr r3, [r3, #0]
|
||
8004d70: 68d8 ldr r0, [r3, #12]
|
||
8004d72: b14c cbz r4, 8004d88 <__assert_func+0x24>
|
||
8004d74: 4b07 ldr r3, [pc, #28] ; (8004d94 <__assert_func+0x30>)
|
||
8004d76: e9cd 3401 strd r3, r4, [sp, #4]
|
||
8004d7a: 9100 str r1, [sp, #0]
|
||
8004d7c: 462b mov r3, r5
|
||
8004d7e: 4906 ldr r1, [pc, #24] ; (8004d98 <__assert_func+0x34>)
|
||
8004d80: f000 f80e bl 8004da0 <fiprintf>
|
||
8004d84: f000 fa58 bl 8005238 <abort>
|
||
8004d88: 4b04 ldr r3, [pc, #16] ; (8004d9c <__assert_func+0x38>)
|
||
8004d8a: 461c mov r4, r3
|
||
8004d8c: e7f3 b.n 8004d76 <__assert_func+0x12>
|
||
8004d8e: bf00 nop
|
||
8004d90: 2000000c .word 0x2000000c
|
||
8004d94: 08006544 .word 0x08006544
|
||
8004d98: 08006551 .word 0x08006551
|
||
8004d9c: 0800657f .word 0x0800657f
|
||
|
||
08004da0 <fiprintf>:
|
||
8004da0: b40e push {r1, r2, r3}
|
||
8004da2: b503 push {r0, r1, lr}
|
||
8004da4: 4601 mov r1, r0
|
||
8004da6: ab03 add r3, sp, #12
|
||
8004da8: 4805 ldr r0, [pc, #20] ; (8004dc0 <fiprintf+0x20>)
|
||
8004daa: f853 2b04 ldr.w r2, [r3], #4
|
||
8004dae: 6800 ldr r0, [r0, #0]
|
||
8004db0: 9301 str r3, [sp, #4]
|
||
8004db2: f000 f843 bl 8004e3c <_vfiprintf_r>
|
||
8004db6: b002 add sp, #8
|
||
8004db8: f85d eb04 ldr.w lr, [sp], #4
|
||
8004dbc: b003 add sp, #12
|
||
8004dbe: 4770 bx lr
|
||
8004dc0: 2000000c .word 0x2000000c
|
||
|
||
08004dc4 <__retarget_lock_init_recursive>:
|
||
8004dc4: 4770 bx lr
|
||
|
||
08004dc6 <__retarget_lock_acquire_recursive>:
|
||
8004dc6: 4770 bx lr
|
||
|
||
08004dc8 <__retarget_lock_release_recursive>:
|
||
8004dc8: 4770 bx lr
|
||
|
||
08004dca <__ascii_mbtowc>:
|
||
8004dca: b082 sub sp, #8
|
||
8004dcc: b901 cbnz r1, 8004dd0 <__ascii_mbtowc+0x6>
|
||
8004dce: a901 add r1, sp, #4
|
||
8004dd0: b142 cbz r2, 8004de4 <__ascii_mbtowc+0x1a>
|
||
8004dd2: b14b cbz r3, 8004de8 <__ascii_mbtowc+0x1e>
|
||
8004dd4: 7813 ldrb r3, [r2, #0]
|
||
8004dd6: 600b str r3, [r1, #0]
|
||
8004dd8: 7812 ldrb r2, [r2, #0]
|
||
8004dda: 1e10 subs r0, r2, #0
|
||
8004ddc: bf18 it ne
|
||
8004dde: 2001 movne r0, #1
|
||
8004de0: b002 add sp, #8
|
||
8004de2: 4770 bx lr
|
||
8004de4: 4610 mov r0, r2
|
||
8004de6: e7fb b.n 8004de0 <__ascii_mbtowc+0x16>
|
||
8004de8: f06f 0001 mvn.w r0, #1
|
||
8004dec: e7f8 b.n 8004de0 <__ascii_mbtowc+0x16>
|
||
|
||
08004dee <__sfputc_r>:
|
||
8004dee: 6893 ldr r3, [r2, #8]
|
||
8004df0: b410 push {r4}
|
||
8004df2: 3b01 subs r3, #1
|
||
8004df4: 2b00 cmp r3, #0
|
||
8004df6: 6093 str r3, [r2, #8]
|
||
8004df8: da07 bge.n 8004e0a <__sfputc_r+0x1c>
|
||
8004dfa: 6994 ldr r4, [r2, #24]
|
||
8004dfc: 42a3 cmp r3, r4
|
||
8004dfe: db01 blt.n 8004e04 <__sfputc_r+0x16>
|
||
8004e00: 290a cmp r1, #10
|
||
8004e02: d102 bne.n 8004e0a <__sfputc_r+0x1c>
|
||
8004e04: bc10 pop {r4}
|
||
8004e06: f000 b949 b.w 800509c <__swbuf_r>
|
||
8004e0a: 6813 ldr r3, [r2, #0]
|
||
8004e0c: 1c58 adds r0, r3, #1
|
||
8004e0e: 6010 str r0, [r2, #0]
|
||
8004e10: 7019 strb r1, [r3, #0]
|
||
8004e12: 4608 mov r0, r1
|
||
8004e14: bc10 pop {r4}
|
||
8004e16: 4770 bx lr
|
||
|
||
08004e18 <__sfputs_r>:
|
||
8004e18: b5f8 push {r3, r4, r5, r6, r7, lr}
|
||
8004e1a: 4606 mov r6, r0
|
||
8004e1c: 460f mov r7, r1
|
||
8004e1e: 4614 mov r4, r2
|
||
8004e20: 18d5 adds r5, r2, r3
|
||
8004e22: 42ac cmp r4, r5
|
||
8004e24: d101 bne.n 8004e2a <__sfputs_r+0x12>
|
||
8004e26: 2000 movs r0, #0
|
||
8004e28: e007 b.n 8004e3a <__sfputs_r+0x22>
|
||
8004e2a: 463a mov r2, r7
|
||
8004e2c: 4630 mov r0, r6
|
||
8004e2e: f814 1b01 ldrb.w r1, [r4], #1
|
||
8004e32: f7ff ffdc bl 8004dee <__sfputc_r>
|
||
8004e36: 1c43 adds r3, r0, #1
|
||
8004e38: d1f3 bne.n 8004e22 <__sfputs_r+0xa>
|
||
8004e3a: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
||
|
||
08004e3c <_vfiprintf_r>:
|
||
8004e3c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
|
||
8004e40: 460d mov r5, r1
|
||
8004e42: 4614 mov r4, r2
|
||
8004e44: 4698 mov r8, r3
|
||
8004e46: 4606 mov r6, r0
|
||
8004e48: b09d sub sp, #116 ; 0x74
|
||
8004e4a: b118 cbz r0, 8004e54 <_vfiprintf_r+0x18>
|
||
8004e4c: 6983 ldr r3, [r0, #24]
|
||
8004e4e: b90b cbnz r3, 8004e54 <_vfiprintf_r+0x18>
|
||
8004e50: f000 fb14 bl 800547c <__sinit>
|
||
8004e54: 4b89 ldr r3, [pc, #548] ; (800507c <_vfiprintf_r+0x240>)
|
||
8004e56: 429d cmp r5, r3
|
||
8004e58: d11b bne.n 8004e92 <_vfiprintf_r+0x56>
|
||
8004e5a: 6875 ldr r5, [r6, #4]
|
||
8004e5c: 6e6b ldr r3, [r5, #100] ; 0x64
|
||
8004e5e: 07d9 lsls r1, r3, #31
|
||
8004e60: d405 bmi.n 8004e6e <_vfiprintf_r+0x32>
|
||
8004e62: 89ab ldrh r3, [r5, #12]
|
||
8004e64: 059a lsls r2, r3, #22
|
||
8004e66: d402 bmi.n 8004e6e <_vfiprintf_r+0x32>
|
||
8004e68: 6da8 ldr r0, [r5, #88] ; 0x58
|
||
8004e6a: f7ff ffac bl 8004dc6 <__retarget_lock_acquire_recursive>
|
||
8004e6e: 89ab ldrh r3, [r5, #12]
|
||
8004e70: 071b lsls r3, r3, #28
|
||
8004e72: d501 bpl.n 8004e78 <_vfiprintf_r+0x3c>
|
||
8004e74: 692b ldr r3, [r5, #16]
|
||
8004e76: b9eb cbnz r3, 8004eb4 <_vfiprintf_r+0x78>
|
||
8004e78: 4629 mov r1, r5
|
||
8004e7a: 4630 mov r0, r6
|
||
8004e7c: f000 f96e bl 800515c <__swsetup_r>
|
||
8004e80: b1c0 cbz r0, 8004eb4 <_vfiprintf_r+0x78>
|
||
8004e82: 6e6b ldr r3, [r5, #100] ; 0x64
|
||
8004e84: 07dc lsls r4, r3, #31
|
||
8004e86: d50e bpl.n 8004ea6 <_vfiprintf_r+0x6a>
|
||
8004e88: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8004e8c: b01d add sp, #116 ; 0x74
|
||
8004e8e: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
|
||
8004e92: 4b7b ldr r3, [pc, #492] ; (8005080 <_vfiprintf_r+0x244>)
|
||
8004e94: 429d cmp r5, r3
|
||
8004e96: d101 bne.n 8004e9c <_vfiprintf_r+0x60>
|
||
8004e98: 68b5 ldr r5, [r6, #8]
|
||
8004e9a: e7df b.n 8004e5c <_vfiprintf_r+0x20>
|
||
8004e9c: 4b79 ldr r3, [pc, #484] ; (8005084 <_vfiprintf_r+0x248>)
|
||
8004e9e: 429d cmp r5, r3
|
||
8004ea0: bf08 it eq
|
||
8004ea2: 68f5 ldreq r5, [r6, #12]
|
||
8004ea4: e7da b.n 8004e5c <_vfiprintf_r+0x20>
|
||
8004ea6: 89ab ldrh r3, [r5, #12]
|
||
8004ea8: 0598 lsls r0, r3, #22
|
||
8004eaa: d4ed bmi.n 8004e88 <_vfiprintf_r+0x4c>
|
||
8004eac: 6da8 ldr r0, [r5, #88] ; 0x58
|
||
8004eae: f7ff ff8b bl 8004dc8 <__retarget_lock_release_recursive>
|
||
8004eb2: e7e9 b.n 8004e88 <_vfiprintf_r+0x4c>
|
||
8004eb4: 2300 movs r3, #0
|
||
8004eb6: 9309 str r3, [sp, #36] ; 0x24
|
||
8004eb8: 2320 movs r3, #32
|
||
8004eba: f88d 3029 strb.w r3, [sp, #41] ; 0x29
|
||
8004ebe: 2330 movs r3, #48 ; 0x30
|
||
8004ec0: f04f 0901 mov.w r9, #1
|
||
8004ec4: f8cd 800c str.w r8, [sp, #12]
|
||
8004ec8: f8df 81bc ldr.w r8, [pc, #444] ; 8005088 <_vfiprintf_r+0x24c>
|
||
8004ecc: f88d 302a strb.w r3, [sp, #42] ; 0x2a
|
||
8004ed0: 4623 mov r3, r4
|
||
8004ed2: 469a mov sl, r3
|
||
8004ed4: f813 2b01 ldrb.w r2, [r3], #1
|
||
8004ed8: b10a cbz r2, 8004ede <_vfiprintf_r+0xa2>
|
||
8004eda: 2a25 cmp r2, #37 ; 0x25
|
||
8004edc: d1f9 bne.n 8004ed2 <_vfiprintf_r+0x96>
|
||
8004ede: ebba 0b04 subs.w fp, sl, r4
|
||
8004ee2: d00b beq.n 8004efc <_vfiprintf_r+0xc0>
|
||
8004ee4: 465b mov r3, fp
|
||
8004ee6: 4622 mov r2, r4
|
||
8004ee8: 4629 mov r1, r5
|
||
8004eea: 4630 mov r0, r6
|
||
8004eec: f7ff ff94 bl 8004e18 <__sfputs_r>
|
||
8004ef0: 3001 adds r0, #1
|
||
8004ef2: f000 80aa beq.w 800504a <_vfiprintf_r+0x20e>
|
||
8004ef6: 9a09 ldr r2, [sp, #36] ; 0x24
|
||
8004ef8: 445a add r2, fp
|
||
8004efa: 9209 str r2, [sp, #36] ; 0x24
|
||
8004efc: f89a 3000 ldrb.w r3, [sl]
|
||
8004f00: 2b00 cmp r3, #0
|
||
8004f02: f000 80a2 beq.w 800504a <_vfiprintf_r+0x20e>
|
||
8004f06: 2300 movs r3, #0
|
||
8004f08: f04f 32ff mov.w r2, #4294967295 ; 0xffffffff
|
||
8004f0c: e9cd 2305 strd r2, r3, [sp, #20]
|
||
8004f10: f10a 0a01 add.w sl, sl, #1
|
||
8004f14: 9304 str r3, [sp, #16]
|
||
8004f16: 9307 str r3, [sp, #28]
|
||
8004f18: f88d 3053 strb.w r3, [sp, #83] ; 0x53
|
||
8004f1c: 931a str r3, [sp, #104] ; 0x68
|
||
8004f1e: 4654 mov r4, sl
|
||
8004f20: 2205 movs r2, #5
|
||
8004f22: f814 1b01 ldrb.w r1, [r4], #1
|
||
8004f26: 4858 ldr r0, [pc, #352] ; (8005088 <_vfiprintf_r+0x24c>)
|
||
8004f28: f7ff fb64 bl 80045f4 <memchr>
|
||
8004f2c: 9a04 ldr r2, [sp, #16]
|
||
8004f2e: b9d8 cbnz r0, 8004f68 <_vfiprintf_r+0x12c>
|
||
8004f30: 06d1 lsls r1, r2, #27
|
||
8004f32: bf44 itt mi
|
||
8004f34: 2320 movmi r3, #32
|
||
8004f36: f88d 3053 strbmi.w r3, [sp, #83] ; 0x53
|
||
8004f3a: 0713 lsls r3, r2, #28
|
||
8004f3c: bf44 itt mi
|
||
8004f3e: 232b movmi r3, #43 ; 0x2b
|
||
8004f40: f88d 3053 strbmi.w r3, [sp, #83] ; 0x53
|
||
8004f44: f89a 3000 ldrb.w r3, [sl]
|
||
8004f48: 2b2a cmp r3, #42 ; 0x2a
|
||
8004f4a: d015 beq.n 8004f78 <_vfiprintf_r+0x13c>
|
||
8004f4c: 4654 mov r4, sl
|
||
8004f4e: 2000 movs r0, #0
|
||
8004f50: f04f 0c0a mov.w ip, #10
|
||
8004f54: 9a07 ldr r2, [sp, #28]
|
||
8004f56: 4621 mov r1, r4
|
||
8004f58: f811 3b01 ldrb.w r3, [r1], #1
|
||
8004f5c: 3b30 subs r3, #48 ; 0x30
|
||
8004f5e: 2b09 cmp r3, #9
|
||
8004f60: d94e bls.n 8005000 <_vfiprintf_r+0x1c4>
|
||
8004f62: b1b0 cbz r0, 8004f92 <_vfiprintf_r+0x156>
|
||
8004f64: 9207 str r2, [sp, #28]
|
||
8004f66: e014 b.n 8004f92 <_vfiprintf_r+0x156>
|
||
8004f68: eba0 0308 sub.w r3, r0, r8
|
||
8004f6c: fa09 f303 lsl.w r3, r9, r3
|
||
8004f70: 4313 orrs r3, r2
|
||
8004f72: 46a2 mov sl, r4
|
||
8004f74: 9304 str r3, [sp, #16]
|
||
8004f76: e7d2 b.n 8004f1e <_vfiprintf_r+0xe2>
|
||
8004f78: 9b03 ldr r3, [sp, #12]
|
||
8004f7a: 1d19 adds r1, r3, #4
|
||
8004f7c: 681b ldr r3, [r3, #0]
|
||
8004f7e: 9103 str r1, [sp, #12]
|
||
8004f80: 2b00 cmp r3, #0
|
||
8004f82: bfbb ittet lt
|
||
8004f84: 425b neglt r3, r3
|
||
8004f86: f042 0202 orrlt.w r2, r2, #2
|
||
8004f8a: 9307 strge r3, [sp, #28]
|
||
8004f8c: 9307 strlt r3, [sp, #28]
|
||
8004f8e: bfb8 it lt
|
||
8004f90: 9204 strlt r2, [sp, #16]
|
||
8004f92: 7823 ldrb r3, [r4, #0]
|
||
8004f94: 2b2e cmp r3, #46 ; 0x2e
|
||
8004f96: d10c bne.n 8004fb2 <_vfiprintf_r+0x176>
|
||
8004f98: 7863 ldrb r3, [r4, #1]
|
||
8004f9a: 2b2a cmp r3, #42 ; 0x2a
|
||
8004f9c: d135 bne.n 800500a <_vfiprintf_r+0x1ce>
|
||
8004f9e: 9b03 ldr r3, [sp, #12]
|
||
8004fa0: 3402 adds r4, #2
|
||
8004fa2: 1d1a adds r2, r3, #4
|
||
8004fa4: 681b ldr r3, [r3, #0]
|
||
8004fa6: 9203 str r2, [sp, #12]
|
||
8004fa8: 2b00 cmp r3, #0
|
||
8004faa: bfb8 it lt
|
||
8004fac: f04f 33ff movlt.w r3, #4294967295 ; 0xffffffff
|
||
8004fb0: 9305 str r3, [sp, #20]
|
||
8004fb2: f8df a0e4 ldr.w sl, [pc, #228] ; 8005098 <_vfiprintf_r+0x25c>
|
||
8004fb6: 2203 movs r2, #3
|
||
8004fb8: 4650 mov r0, sl
|
||
8004fba: 7821 ldrb r1, [r4, #0]
|
||
8004fbc: f7ff fb1a bl 80045f4 <memchr>
|
||
8004fc0: b140 cbz r0, 8004fd4 <_vfiprintf_r+0x198>
|
||
8004fc2: 2340 movs r3, #64 ; 0x40
|
||
8004fc4: eba0 000a sub.w r0, r0, sl
|
||
8004fc8: fa03 f000 lsl.w r0, r3, r0
|
||
8004fcc: 9b04 ldr r3, [sp, #16]
|
||
8004fce: 3401 adds r4, #1
|
||
8004fd0: 4303 orrs r3, r0
|
||
8004fd2: 9304 str r3, [sp, #16]
|
||
8004fd4: f814 1b01 ldrb.w r1, [r4], #1
|
||
8004fd8: 2206 movs r2, #6
|
||
8004fda: 482c ldr r0, [pc, #176] ; (800508c <_vfiprintf_r+0x250>)
|
||
8004fdc: f88d 1028 strb.w r1, [sp, #40] ; 0x28
|
||
8004fe0: f7ff fb08 bl 80045f4 <memchr>
|
||
8004fe4: 2800 cmp r0, #0
|
||
8004fe6: d03f beq.n 8005068 <_vfiprintf_r+0x22c>
|
||
8004fe8: 4b29 ldr r3, [pc, #164] ; (8005090 <_vfiprintf_r+0x254>)
|
||
8004fea: bb1b cbnz r3, 8005034 <_vfiprintf_r+0x1f8>
|
||
8004fec: 9b03 ldr r3, [sp, #12]
|
||
8004fee: 3307 adds r3, #7
|
||
8004ff0: f023 0307 bic.w r3, r3, #7
|
||
8004ff4: 3308 adds r3, #8
|
||
8004ff6: 9303 str r3, [sp, #12]
|
||
8004ff8: 9b09 ldr r3, [sp, #36] ; 0x24
|
||
8004ffa: 443b add r3, r7
|
||
8004ffc: 9309 str r3, [sp, #36] ; 0x24
|
||
8004ffe: e767 b.n 8004ed0 <_vfiprintf_r+0x94>
|
||
8005000: 460c mov r4, r1
|
||
8005002: 2001 movs r0, #1
|
||
8005004: fb0c 3202 mla r2, ip, r2, r3
|
||
8005008: e7a5 b.n 8004f56 <_vfiprintf_r+0x11a>
|
||
800500a: 2300 movs r3, #0
|
||
800500c: f04f 0c0a mov.w ip, #10
|
||
8005010: 4619 mov r1, r3
|
||
8005012: 3401 adds r4, #1
|
||
8005014: 9305 str r3, [sp, #20]
|
||
8005016: 4620 mov r0, r4
|
||
8005018: f810 2b01 ldrb.w r2, [r0], #1
|
||
800501c: 3a30 subs r2, #48 ; 0x30
|
||
800501e: 2a09 cmp r2, #9
|
||
8005020: d903 bls.n 800502a <_vfiprintf_r+0x1ee>
|
||
8005022: 2b00 cmp r3, #0
|
||
8005024: d0c5 beq.n 8004fb2 <_vfiprintf_r+0x176>
|
||
8005026: 9105 str r1, [sp, #20]
|
||
8005028: e7c3 b.n 8004fb2 <_vfiprintf_r+0x176>
|
||
800502a: 4604 mov r4, r0
|
||
800502c: 2301 movs r3, #1
|
||
800502e: fb0c 2101 mla r1, ip, r1, r2
|
||
8005032: e7f0 b.n 8005016 <_vfiprintf_r+0x1da>
|
||
8005034: ab03 add r3, sp, #12
|
||
8005036: 9300 str r3, [sp, #0]
|
||
8005038: 462a mov r2, r5
|
||
800503a: 4630 mov r0, r6
|
||
800503c: 4b15 ldr r3, [pc, #84] ; (8005094 <_vfiprintf_r+0x258>)
|
||
800503e: a904 add r1, sp, #16
|
||
8005040: f7fe f884 bl 800314c <_printf_float>
|
||
8005044: 4607 mov r7, r0
|
||
8005046: 1c78 adds r0, r7, #1
|
||
8005048: d1d6 bne.n 8004ff8 <_vfiprintf_r+0x1bc>
|
||
800504a: 6e6b ldr r3, [r5, #100] ; 0x64
|
||
800504c: 07d9 lsls r1, r3, #31
|
||
800504e: d405 bmi.n 800505c <_vfiprintf_r+0x220>
|
||
8005050: 89ab ldrh r3, [r5, #12]
|
||
8005052: 059a lsls r2, r3, #22
|
||
8005054: d402 bmi.n 800505c <_vfiprintf_r+0x220>
|
||
8005056: 6da8 ldr r0, [r5, #88] ; 0x58
|
||
8005058: f7ff feb6 bl 8004dc8 <__retarget_lock_release_recursive>
|
||
800505c: 89ab ldrh r3, [r5, #12]
|
||
800505e: 065b lsls r3, r3, #25
|
||
8005060: f53f af12 bmi.w 8004e88 <_vfiprintf_r+0x4c>
|
||
8005064: 9809 ldr r0, [sp, #36] ; 0x24
|
||
8005066: e711 b.n 8004e8c <_vfiprintf_r+0x50>
|
||
8005068: ab03 add r3, sp, #12
|
||
800506a: 9300 str r3, [sp, #0]
|
||
800506c: 462a mov r2, r5
|
||
800506e: 4630 mov r0, r6
|
||
8005070: 4b08 ldr r3, [pc, #32] ; (8005094 <_vfiprintf_r+0x258>)
|
||
8005072: a904 add r1, sp, #16
|
||
8005074: f7fe fb06 bl 8003684 <_printf_i>
|
||
8005078: e7e4 b.n 8005044 <_vfiprintf_r+0x208>
|
||
800507a: bf00 nop
|
||
800507c: 080066bc .word 0x080066bc
|
||
8005080: 080066dc .word 0x080066dc
|
||
8005084: 0800669c .word 0x0800669c
|
||
8005088: 0800658a .word 0x0800658a
|
||
800508c: 08006594 .word 0x08006594
|
||
8005090: 0800314d .word 0x0800314d
|
||
8005094: 08004e19 .word 0x08004e19
|
||
8005098: 08006590 .word 0x08006590
|
||
|
||
0800509c <__swbuf_r>:
|
||
800509c: b5f8 push {r3, r4, r5, r6, r7, lr}
|
||
800509e: 460e mov r6, r1
|
||
80050a0: 4614 mov r4, r2
|
||
80050a2: 4605 mov r5, r0
|
||
80050a4: b118 cbz r0, 80050ae <__swbuf_r+0x12>
|
||
80050a6: 6983 ldr r3, [r0, #24]
|
||
80050a8: b90b cbnz r3, 80050ae <__swbuf_r+0x12>
|
||
80050aa: f000 f9e7 bl 800547c <__sinit>
|
||
80050ae: 4b21 ldr r3, [pc, #132] ; (8005134 <__swbuf_r+0x98>)
|
||
80050b0: 429c cmp r4, r3
|
||
80050b2: d12b bne.n 800510c <__swbuf_r+0x70>
|
||
80050b4: 686c ldr r4, [r5, #4]
|
||
80050b6: 69a3 ldr r3, [r4, #24]
|
||
80050b8: 60a3 str r3, [r4, #8]
|
||
80050ba: 89a3 ldrh r3, [r4, #12]
|
||
80050bc: 071a lsls r2, r3, #28
|
||
80050be: d52f bpl.n 8005120 <__swbuf_r+0x84>
|
||
80050c0: 6923 ldr r3, [r4, #16]
|
||
80050c2: b36b cbz r3, 8005120 <__swbuf_r+0x84>
|
||
80050c4: 6923 ldr r3, [r4, #16]
|
||
80050c6: 6820 ldr r0, [r4, #0]
|
||
80050c8: b2f6 uxtb r6, r6
|
||
80050ca: 1ac0 subs r0, r0, r3
|
||
80050cc: 6963 ldr r3, [r4, #20]
|
||
80050ce: 4637 mov r7, r6
|
||
80050d0: 4283 cmp r3, r0
|
||
80050d2: dc04 bgt.n 80050de <__swbuf_r+0x42>
|
||
80050d4: 4621 mov r1, r4
|
||
80050d6: 4628 mov r0, r5
|
||
80050d8: f000 f93c bl 8005354 <_fflush_r>
|
||
80050dc: bb30 cbnz r0, 800512c <__swbuf_r+0x90>
|
||
80050de: 68a3 ldr r3, [r4, #8]
|
||
80050e0: 3001 adds r0, #1
|
||
80050e2: 3b01 subs r3, #1
|
||
80050e4: 60a3 str r3, [r4, #8]
|
||
80050e6: 6823 ldr r3, [r4, #0]
|
||
80050e8: 1c5a adds r2, r3, #1
|
||
80050ea: 6022 str r2, [r4, #0]
|
||
80050ec: 701e strb r6, [r3, #0]
|
||
80050ee: 6963 ldr r3, [r4, #20]
|
||
80050f0: 4283 cmp r3, r0
|
||
80050f2: d004 beq.n 80050fe <__swbuf_r+0x62>
|
||
80050f4: 89a3 ldrh r3, [r4, #12]
|
||
80050f6: 07db lsls r3, r3, #31
|
||
80050f8: d506 bpl.n 8005108 <__swbuf_r+0x6c>
|
||
80050fa: 2e0a cmp r6, #10
|
||
80050fc: d104 bne.n 8005108 <__swbuf_r+0x6c>
|
||
80050fe: 4621 mov r1, r4
|
||
8005100: 4628 mov r0, r5
|
||
8005102: f000 f927 bl 8005354 <_fflush_r>
|
||
8005106: b988 cbnz r0, 800512c <__swbuf_r+0x90>
|
||
8005108: 4638 mov r0, r7
|
||
800510a: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
||
800510c: 4b0a ldr r3, [pc, #40] ; (8005138 <__swbuf_r+0x9c>)
|
||
800510e: 429c cmp r4, r3
|
||
8005110: d101 bne.n 8005116 <__swbuf_r+0x7a>
|
||
8005112: 68ac ldr r4, [r5, #8]
|
||
8005114: e7cf b.n 80050b6 <__swbuf_r+0x1a>
|
||
8005116: 4b09 ldr r3, [pc, #36] ; (800513c <__swbuf_r+0xa0>)
|
||
8005118: 429c cmp r4, r3
|
||
800511a: bf08 it eq
|
||
800511c: 68ec ldreq r4, [r5, #12]
|
||
800511e: e7ca b.n 80050b6 <__swbuf_r+0x1a>
|
||
8005120: 4621 mov r1, r4
|
||
8005122: 4628 mov r0, r5
|
||
8005124: f000 f81a bl 800515c <__swsetup_r>
|
||
8005128: 2800 cmp r0, #0
|
||
800512a: d0cb beq.n 80050c4 <__swbuf_r+0x28>
|
||
800512c: f04f 37ff mov.w r7, #4294967295 ; 0xffffffff
|
||
8005130: e7ea b.n 8005108 <__swbuf_r+0x6c>
|
||
8005132: bf00 nop
|
||
8005134: 080066bc .word 0x080066bc
|
||
8005138: 080066dc .word 0x080066dc
|
||
800513c: 0800669c .word 0x0800669c
|
||
|
||
08005140 <__ascii_wctomb>:
|
||
8005140: 4603 mov r3, r0
|
||
8005142: 4608 mov r0, r1
|
||
8005144: b141 cbz r1, 8005158 <__ascii_wctomb+0x18>
|
||
8005146: 2aff cmp r2, #255 ; 0xff
|
||
8005148: d904 bls.n 8005154 <__ascii_wctomb+0x14>
|
||
800514a: 228a movs r2, #138 ; 0x8a
|
||
800514c: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8005150: 601a str r2, [r3, #0]
|
||
8005152: 4770 bx lr
|
||
8005154: 2001 movs r0, #1
|
||
8005156: 700a strb r2, [r1, #0]
|
||
8005158: 4770 bx lr
|
||
...
|
||
|
||
0800515c <__swsetup_r>:
|
||
800515c: 4b32 ldr r3, [pc, #200] ; (8005228 <__swsetup_r+0xcc>)
|
||
800515e: b570 push {r4, r5, r6, lr}
|
||
8005160: 681d ldr r5, [r3, #0]
|
||
8005162: 4606 mov r6, r0
|
||
8005164: 460c mov r4, r1
|
||
8005166: b125 cbz r5, 8005172 <__swsetup_r+0x16>
|
||
8005168: 69ab ldr r3, [r5, #24]
|
||
800516a: b913 cbnz r3, 8005172 <__swsetup_r+0x16>
|
||
800516c: 4628 mov r0, r5
|
||
800516e: f000 f985 bl 800547c <__sinit>
|
||
8005172: 4b2e ldr r3, [pc, #184] ; (800522c <__swsetup_r+0xd0>)
|
||
8005174: 429c cmp r4, r3
|
||
8005176: d10f bne.n 8005198 <__swsetup_r+0x3c>
|
||
8005178: 686c ldr r4, [r5, #4]
|
||
800517a: 89a3 ldrh r3, [r4, #12]
|
||
800517c: f9b4 200c ldrsh.w r2, [r4, #12]
|
||
8005180: 0719 lsls r1, r3, #28
|
||
8005182: d42c bmi.n 80051de <__swsetup_r+0x82>
|
||
8005184: 06dd lsls r5, r3, #27
|
||
8005186: d411 bmi.n 80051ac <__swsetup_r+0x50>
|
||
8005188: 2309 movs r3, #9
|
||
800518a: 6033 str r3, [r6, #0]
|
||
800518c: f042 0340 orr.w r3, r2, #64 ; 0x40
|
||
8005190: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8005194: 81a3 strh r3, [r4, #12]
|
||
8005196: e03e b.n 8005216 <__swsetup_r+0xba>
|
||
8005198: 4b25 ldr r3, [pc, #148] ; (8005230 <__swsetup_r+0xd4>)
|
||
800519a: 429c cmp r4, r3
|
||
800519c: d101 bne.n 80051a2 <__swsetup_r+0x46>
|
||
800519e: 68ac ldr r4, [r5, #8]
|
||
80051a0: e7eb b.n 800517a <__swsetup_r+0x1e>
|
||
80051a2: 4b24 ldr r3, [pc, #144] ; (8005234 <__swsetup_r+0xd8>)
|
||
80051a4: 429c cmp r4, r3
|
||
80051a6: bf08 it eq
|
||
80051a8: 68ec ldreq r4, [r5, #12]
|
||
80051aa: e7e6 b.n 800517a <__swsetup_r+0x1e>
|
||
80051ac: 0758 lsls r0, r3, #29
|
||
80051ae: d512 bpl.n 80051d6 <__swsetup_r+0x7a>
|
||
80051b0: 6b61 ldr r1, [r4, #52] ; 0x34
|
||
80051b2: b141 cbz r1, 80051c6 <__swsetup_r+0x6a>
|
||
80051b4: f104 0344 add.w r3, r4, #68 ; 0x44
|
||
80051b8: 4299 cmp r1, r3
|
||
80051ba: d002 beq.n 80051c2 <__swsetup_r+0x66>
|
||
80051bc: 4630 mov r0, r6
|
||
80051be: f7fd fe81 bl 8002ec4 <_free_r>
|
||
80051c2: 2300 movs r3, #0
|
||
80051c4: 6363 str r3, [r4, #52] ; 0x34
|
||
80051c6: 89a3 ldrh r3, [r4, #12]
|
||
80051c8: f023 0324 bic.w r3, r3, #36 ; 0x24
|
||
80051cc: 81a3 strh r3, [r4, #12]
|
||
80051ce: 2300 movs r3, #0
|
||
80051d0: 6063 str r3, [r4, #4]
|
||
80051d2: 6923 ldr r3, [r4, #16]
|
||
80051d4: 6023 str r3, [r4, #0]
|
||
80051d6: 89a3 ldrh r3, [r4, #12]
|
||
80051d8: f043 0308 orr.w r3, r3, #8
|
||
80051dc: 81a3 strh r3, [r4, #12]
|
||
80051de: 6923 ldr r3, [r4, #16]
|
||
80051e0: b94b cbnz r3, 80051f6 <__swsetup_r+0x9a>
|
||
80051e2: 89a3 ldrh r3, [r4, #12]
|
||
80051e4: f403 7320 and.w r3, r3, #640 ; 0x280
|
||
80051e8: f5b3 7f00 cmp.w r3, #512 ; 0x200
|
||
80051ec: d003 beq.n 80051f6 <__swsetup_r+0x9a>
|
||
80051ee: 4621 mov r1, r4
|
||
80051f0: 4630 mov r0, r6
|
||
80051f2: f000 fa05 bl 8005600 <__smakebuf_r>
|
||
80051f6: 89a0 ldrh r0, [r4, #12]
|
||
80051f8: f9b4 200c ldrsh.w r2, [r4, #12]
|
||
80051fc: f010 0301 ands.w r3, r0, #1
|
||
8005200: d00a beq.n 8005218 <__swsetup_r+0xbc>
|
||
8005202: 2300 movs r3, #0
|
||
8005204: 60a3 str r3, [r4, #8]
|
||
8005206: 6963 ldr r3, [r4, #20]
|
||
8005208: 425b negs r3, r3
|
||
800520a: 61a3 str r3, [r4, #24]
|
||
800520c: 6923 ldr r3, [r4, #16]
|
||
800520e: b943 cbnz r3, 8005222 <__swsetup_r+0xc6>
|
||
8005210: f010 0080 ands.w r0, r0, #128 ; 0x80
|
||
8005214: d1ba bne.n 800518c <__swsetup_r+0x30>
|
||
8005216: bd70 pop {r4, r5, r6, pc}
|
||
8005218: 0781 lsls r1, r0, #30
|
||
800521a: bf58 it pl
|
||
800521c: 6963 ldrpl r3, [r4, #20]
|
||
800521e: 60a3 str r3, [r4, #8]
|
||
8005220: e7f4 b.n 800520c <__swsetup_r+0xb0>
|
||
8005222: 2000 movs r0, #0
|
||
8005224: e7f7 b.n 8005216 <__swsetup_r+0xba>
|
||
8005226: bf00 nop
|
||
8005228: 2000000c .word 0x2000000c
|
||
800522c: 080066bc .word 0x080066bc
|
||
8005230: 080066dc .word 0x080066dc
|
||
8005234: 0800669c .word 0x0800669c
|
||
|
||
08005238 <abort>:
|
||
8005238: 2006 movs r0, #6
|
||
800523a: b508 push {r3, lr}
|
||
800523c: f000 fa48 bl 80056d0 <raise>
|
||
8005240: 2001 movs r0, #1
|
||
8005242: f7fb fe6d bl 8000f20 <_exit>
|
||
...
|
||
|
||
08005248 <__sflush_r>:
|
||
8005248: 898a ldrh r2, [r1, #12]
|
||
800524a: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
|
||
800524e: 4605 mov r5, r0
|
||
8005250: 0710 lsls r0, r2, #28
|
||
8005252: 460c mov r4, r1
|
||
8005254: d458 bmi.n 8005308 <__sflush_r+0xc0>
|
||
8005256: 684b ldr r3, [r1, #4]
|
||
8005258: 2b00 cmp r3, #0
|
||
800525a: dc05 bgt.n 8005268 <__sflush_r+0x20>
|
||
800525c: 6c0b ldr r3, [r1, #64] ; 0x40
|
||
800525e: 2b00 cmp r3, #0
|
||
8005260: dc02 bgt.n 8005268 <__sflush_r+0x20>
|
||
8005262: 2000 movs r0, #0
|
||
8005264: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
|
||
8005268: 6ae6 ldr r6, [r4, #44] ; 0x2c
|
||
800526a: 2e00 cmp r6, #0
|
||
800526c: d0f9 beq.n 8005262 <__sflush_r+0x1a>
|
||
800526e: 2300 movs r3, #0
|
||
8005270: f412 5280 ands.w r2, r2, #4096 ; 0x1000
|
||
8005274: 682f ldr r7, [r5, #0]
|
||
8005276: 602b str r3, [r5, #0]
|
||
8005278: d032 beq.n 80052e0 <__sflush_r+0x98>
|
||
800527a: 6d60 ldr r0, [r4, #84] ; 0x54
|
||
800527c: 89a3 ldrh r3, [r4, #12]
|
||
800527e: 075a lsls r2, r3, #29
|
||
8005280: d505 bpl.n 800528e <__sflush_r+0x46>
|
||
8005282: 6863 ldr r3, [r4, #4]
|
||
8005284: 1ac0 subs r0, r0, r3
|
||
8005286: 6b63 ldr r3, [r4, #52] ; 0x34
|
||
8005288: b10b cbz r3, 800528e <__sflush_r+0x46>
|
||
800528a: 6c23 ldr r3, [r4, #64] ; 0x40
|
||
800528c: 1ac0 subs r0, r0, r3
|
||
800528e: 2300 movs r3, #0
|
||
8005290: 4602 mov r2, r0
|
||
8005292: 6ae6 ldr r6, [r4, #44] ; 0x2c
|
||
8005294: 4628 mov r0, r5
|
||
8005296: 6a21 ldr r1, [r4, #32]
|
||
8005298: 47b0 blx r6
|
||
800529a: 1c43 adds r3, r0, #1
|
||
800529c: 89a3 ldrh r3, [r4, #12]
|
||
800529e: d106 bne.n 80052ae <__sflush_r+0x66>
|
||
80052a0: 6829 ldr r1, [r5, #0]
|
||
80052a2: 291d cmp r1, #29
|
||
80052a4: d82c bhi.n 8005300 <__sflush_r+0xb8>
|
||
80052a6: 4a2a ldr r2, [pc, #168] ; (8005350 <__sflush_r+0x108>)
|
||
80052a8: 40ca lsrs r2, r1
|
||
80052aa: 07d6 lsls r6, r2, #31
|
||
80052ac: d528 bpl.n 8005300 <__sflush_r+0xb8>
|
||
80052ae: 2200 movs r2, #0
|
||
80052b0: 6062 str r2, [r4, #4]
|
||
80052b2: 6922 ldr r2, [r4, #16]
|
||
80052b4: 04d9 lsls r1, r3, #19
|
||
80052b6: 6022 str r2, [r4, #0]
|
||
80052b8: d504 bpl.n 80052c4 <__sflush_r+0x7c>
|
||
80052ba: 1c42 adds r2, r0, #1
|
||
80052bc: d101 bne.n 80052c2 <__sflush_r+0x7a>
|
||
80052be: 682b ldr r3, [r5, #0]
|
||
80052c0: b903 cbnz r3, 80052c4 <__sflush_r+0x7c>
|
||
80052c2: 6560 str r0, [r4, #84] ; 0x54
|
||
80052c4: 6b61 ldr r1, [r4, #52] ; 0x34
|
||
80052c6: 602f str r7, [r5, #0]
|
||
80052c8: 2900 cmp r1, #0
|
||
80052ca: d0ca beq.n 8005262 <__sflush_r+0x1a>
|
||
80052cc: f104 0344 add.w r3, r4, #68 ; 0x44
|
||
80052d0: 4299 cmp r1, r3
|
||
80052d2: d002 beq.n 80052da <__sflush_r+0x92>
|
||
80052d4: 4628 mov r0, r5
|
||
80052d6: f7fd fdf5 bl 8002ec4 <_free_r>
|
||
80052da: 2000 movs r0, #0
|
||
80052dc: 6360 str r0, [r4, #52] ; 0x34
|
||
80052de: e7c1 b.n 8005264 <__sflush_r+0x1c>
|
||
80052e0: 6a21 ldr r1, [r4, #32]
|
||
80052e2: 2301 movs r3, #1
|
||
80052e4: 4628 mov r0, r5
|
||
80052e6: 47b0 blx r6
|
||
80052e8: 1c41 adds r1, r0, #1
|
||
80052ea: d1c7 bne.n 800527c <__sflush_r+0x34>
|
||
80052ec: 682b ldr r3, [r5, #0]
|
||
80052ee: 2b00 cmp r3, #0
|
||
80052f0: d0c4 beq.n 800527c <__sflush_r+0x34>
|
||
80052f2: 2b1d cmp r3, #29
|
||
80052f4: d001 beq.n 80052fa <__sflush_r+0xb2>
|
||
80052f6: 2b16 cmp r3, #22
|
||
80052f8: d101 bne.n 80052fe <__sflush_r+0xb6>
|
||
80052fa: 602f str r7, [r5, #0]
|
||
80052fc: e7b1 b.n 8005262 <__sflush_r+0x1a>
|
||
80052fe: 89a3 ldrh r3, [r4, #12]
|
||
8005300: f043 0340 orr.w r3, r3, #64 ; 0x40
|
||
8005304: 81a3 strh r3, [r4, #12]
|
||
8005306: e7ad b.n 8005264 <__sflush_r+0x1c>
|
||
8005308: 690f ldr r7, [r1, #16]
|
||
800530a: 2f00 cmp r7, #0
|
||
800530c: d0a9 beq.n 8005262 <__sflush_r+0x1a>
|
||
800530e: 0793 lsls r3, r2, #30
|
||
8005310: bf18 it ne
|
||
8005312: 2300 movne r3, #0
|
||
8005314: 680e ldr r6, [r1, #0]
|
||
8005316: bf08 it eq
|
||
8005318: 694b ldreq r3, [r1, #20]
|
||
800531a: eba6 0807 sub.w r8, r6, r7
|
||
800531e: 600f str r7, [r1, #0]
|
||
8005320: 608b str r3, [r1, #8]
|
||
8005322: f1b8 0f00 cmp.w r8, #0
|
||
8005326: dd9c ble.n 8005262 <__sflush_r+0x1a>
|
||
8005328: 4643 mov r3, r8
|
||
800532a: 463a mov r2, r7
|
||
800532c: 4628 mov r0, r5
|
||
800532e: 6a21 ldr r1, [r4, #32]
|
||
8005330: 6aa6 ldr r6, [r4, #40] ; 0x28
|
||
8005332: 47b0 blx r6
|
||
8005334: 2800 cmp r0, #0
|
||
8005336: dc06 bgt.n 8005346 <__sflush_r+0xfe>
|
||
8005338: 89a3 ldrh r3, [r4, #12]
|
||
800533a: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
800533e: f043 0340 orr.w r3, r3, #64 ; 0x40
|
||
8005342: 81a3 strh r3, [r4, #12]
|
||
8005344: e78e b.n 8005264 <__sflush_r+0x1c>
|
||
8005346: 4407 add r7, r0
|
||
8005348: eba8 0800 sub.w r8, r8, r0
|
||
800534c: e7e9 b.n 8005322 <__sflush_r+0xda>
|
||
800534e: bf00 nop
|
||
8005350: 20400001 .word 0x20400001
|
||
|
||
08005354 <_fflush_r>:
|
||
8005354: b538 push {r3, r4, r5, lr}
|
||
8005356: 690b ldr r3, [r1, #16]
|
||
8005358: 4605 mov r5, r0
|
||
800535a: 460c mov r4, r1
|
||
800535c: b913 cbnz r3, 8005364 <_fflush_r+0x10>
|
||
800535e: 2500 movs r5, #0
|
||
8005360: 4628 mov r0, r5
|
||
8005362: bd38 pop {r3, r4, r5, pc}
|
||
8005364: b118 cbz r0, 800536e <_fflush_r+0x1a>
|
||
8005366: 6983 ldr r3, [r0, #24]
|
||
8005368: b90b cbnz r3, 800536e <_fflush_r+0x1a>
|
||
800536a: f000 f887 bl 800547c <__sinit>
|
||
800536e: 4b14 ldr r3, [pc, #80] ; (80053c0 <_fflush_r+0x6c>)
|
||
8005370: 429c cmp r4, r3
|
||
8005372: d11b bne.n 80053ac <_fflush_r+0x58>
|
||
8005374: 686c ldr r4, [r5, #4]
|
||
8005376: f9b4 300c ldrsh.w r3, [r4, #12]
|
||
800537a: 2b00 cmp r3, #0
|
||
800537c: d0ef beq.n 800535e <_fflush_r+0xa>
|
||
800537e: 6e62 ldr r2, [r4, #100] ; 0x64
|
||
8005380: 07d0 lsls r0, r2, #31
|
||
8005382: d404 bmi.n 800538e <_fflush_r+0x3a>
|
||
8005384: 0599 lsls r1, r3, #22
|
||
8005386: d402 bmi.n 800538e <_fflush_r+0x3a>
|
||
8005388: 6da0 ldr r0, [r4, #88] ; 0x58
|
||
800538a: f7ff fd1c bl 8004dc6 <__retarget_lock_acquire_recursive>
|
||
800538e: 4628 mov r0, r5
|
||
8005390: 4621 mov r1, r4
|
||
8005392: f7ff ff59 bl 8005248 <__sflush_r>
|
||
8005396: 6e63 ldr r3, [r4, #100] ; 0x64
|
||
8005398: 4605 mov r5, r0
|
||
800539a: 07da lsls r2, r3, #31
|
||
800539c: d4e0 bmi.n 8005360 <_fflush_r+0xc>
|
||
800539e: 89a3 ldrh r3, [r4, #12]
|
||
80053a0: 059b lsls r3, r3, #22
|
||
80053a2: d4dd bmi.n 8005360 <_fflush_r+0xc>
|
||
80053a4: 6da0 ldr r0, [r4, #88] ; 0x58
|
||
80053a6: f7ff fd0f bl 8004dc8 <__retarget_lock_release_recursive>
|
||
80053aa: e7d9 b.n 8005360 <_fflush_r+0xc>
|
||
80053ac: 4b05 ldr r3, [pc, #20] ; (80053c4 <_fflush_r+0x70>)
|
||
80053ae: 429c cmp r4, r3
|
||
80053b0: d101 bne.n 80053b6 <_fflush_r+0x62>
|
||
80053b2: 68ac ldr r4, [r5, #8]
|
||
80053b4: e7df b.n 8005376 <_fflush_r+0x22>
|
||
80053b6: 4b04 ldr r3, [pc, #16] ; (80053c8 <_fflush_r+0x74>)
|
||
80053b8: 429c cmp r4, r3
|
||
80053ba: bf08 it eq
|
||
80053bc: 68ec ldreq r4, [r5, #12]
|
||
80053be: e7da b.n 8005376 <_fflush_r+0x22>
|
||
80053c0: 080066bc .word 0x080066bc
|
||
80053c4: 080066dc .word 0x080066dc
|
||
80053c8: 0800669c .word 0x0800669c
|
||
|
||
080053cc <std>:
|
||
80053cc: 2300 movs r3, #0
|
||
80053ce: b510 push {r4, lr}
|
||
80053d0: 4604 mov r4, r0
|
||
80053d2: e9c0 3300 strd r3, r3, [r0]
|
||
80053d6: e9c0 3304 strd r3, r3, [r0, #16]
|
||
80053da: 6083 str r3, [r0, #8]
|
||
80053dc: 8181 strh r1, [r0, #12]
|
||
80053de: 6643 str r3, [r0, #100] ; 0x64
|
||
80053e0: 81c2 strh r2, [r0, #14]
|
||
80053e2: 6183 str r3, [r0, #24]
|
||
80053e4: 4619 mov r1, r3
|
||
80053e6: 2208 movs r2, #8
|
||
80053e8: 305c adds r0, #92 ; 0x5c
|
||
80053ea: f7fd fd63 bl 8002eb4 <memset>
|
||
80053ee: 4b05 ldr r3, [pc, #20] ; (8005404 <std+0x38>)
|
||
80053f0: 6224 str r4, [r4, #32]
|
||
80053f2: 6263 str r3, [r4, #36] ; 0x24
|
||
80053f4: 4b04 ldr r3, [pc, #16] ; (8005408 <std+0x3c>)
|
||
80053f6: 62a3 str r3, [r4, #40] ; 0x28
|
||
80053f8: 4b04 ldr r3, [pc, #16] ; (800540c <std+0x40>)
|
||
80053fa: 62e3 str r3, [r4, #44] ; 0x2c
|
||
80053fc: 4b04 ldr r3, [pc, #16] ; (8005410 <std+0x44>)
|
||
80053fe: 6323 str r3, [r4, #48] ; 0x30
|
||
8005400: bd10 pop {r4, pc}
|
||
8005402: bf00 nop
|
||
8005404: 08005709 .word 0x08005709
|
||
8005408: 0800572b .word 0x0800572b
|
||
800540c: 08005763 .word 0x08005763
|
||
8005410: 08005787 .word 0x08005787
|
||
|
||
08005414 <_cleanup_r>:
|
||
8005414: 4901 ldr r1, [pc, #4] ; (800541c <_cleanup_r+0x8>)
|
||
8005416: f000 b8af b.w 8005578 <_fwalk_reent>
|
||
800541a: bf00 nop
|
||
800541c: 08005355 .word 0x08005355
|
||
|
||
08005420 <__sfmoreglue>:
|
||
8005420: b570 push {r4, r5, r6, lr}
|
||
8005422: 2568 movs r5, #104 ; 0x68
|
||
8005424: 1e4a subs r2, r1, #1
|
||
8005426: 4355 muls r5, r2
|
||
8005428: 460e mov r6, r1
|
||
800542a: f105 0174 add.w r1, r5, #116 ; 0x74
|
||
800542e: f7fd fd95 bl 8002f5c <_malloc_r>
|
||
8005432: 4604 mov r4, r0
|
||
8005434: b140 cbz r0, 8005448 <__sfmoreglue+0x28>
|
||
8005436: 2100 movs r1, #0
|
||
8005438: e9c0 1600 strd r1, r6, [r0]
|
||
800543c: 300c adds r0, #12
|
||
800543e: 60a0 str r0, [r4, #8]
|
||
8005440: f105 0268 add.w r2, r5, #104 ; 0x68
|
||
8005444: f7fd fd36 bl 8002eb4 <memset>
|
||
8005448: 4620 mov r0, r4
|
||
800544a: bd70 pop {r4, r5, r6, pc}
|
||
|
||
0800544c <__sfp_lock_acquire>:
|
||
800544c: 4801 ldr r0, [pc, #4] ; (8005454 <__sfp_lock_acquire+0x8>)
|
||
800544e: f7ff bcba b.w 8004dc6 <__retarget_lock_acquire_recursive>
|
||
8005452: bf00 nop
|
||
8005454: 2000026c .word 0x2000026c
|
||
|
||
08005458 <__sfp_lock_release>:
|
||
8005458: 4801 ldr r0, [pc, #4] ; (8005460 <__sfp_lock_release+0x8>)
|
||
800545a: f7ff bcb5 b.w 8004dc8 <__retarget_lock_release_recursive>
|
||
800545e: bf00 nop
|
||
8005460: 2000026c .word 0x2000026c
|
||
|
||
08005464 <__sinit_lock_acquire>:
|
||
8005464: 4801 ldr r0, [pc, #4] ; (800546c <__sinit_lock_acquire+0x8>)
|
||
8005466: f7ff bcae b.w 8004dc6 <__retarget_lock_acquire_recursive>
|
||
800546a: bf00 nop
|
||
800546c: 20000267 .word 0x20000267
|
||
|
||
08005470 <__sinit_lock_release>:
|
||
8005470: 4801 ldr r0, [pc, #4] ; (8005478 <__sinit_lock_release+0x8>)
|
||
8005472: f7ff bca9 b.w 8004dc8 <__retarget_lock_release_recursive>
|
||
8005476: bf00 nop
|
||
8005478: 20000267 .word 0x20000267
|
||
|
||
0800547c <__sinit>:
|
||
800547c: b510 push {r4, lr}
|
||
800547e: 4604 mov r4, r0
|
||
8005480: f7ff fff0 bl 8005464 <__sinit_lock_acquire>
|
||
8005484: 69a3 ldr r3, [r4, #24]
|
||
8005486: b11b cbz r3, 8005490 <__sinit+0x14>
|
||
8005488: e8bd 4010 ldmia.w sp!, {r4, lr}
|
||
800548c: f7ff bff0 b.w 8005470 <__sinit_lock_release>
|
||
8005490: e9c4 3312 strd r3, r3, [r4, #72] ; 0x48
|
||
8005494: 6523 str r3, [r4, #80] ; 0x50
|
||
8005496: 4b13 ldr r3, [pc, #76] ; (80054e4 <__sinit+0x68>)
|
||
8005498: 4a13 ldr r2, [pc, #76] ; (80054e8 <__sinit+0x6c>)
|
||
800549a: 681b ldr r3, [r3, #0]
|
||
800549c: 62a2 str r2, [r4, #40] ; 0x28
|
||
800549e: 42a3 cmp r3, r4
|
||
80054a0: bf08 it eq
|
||
80054a2: 2301 moveq r3, #1
|
||
80054a4: 4620 mov r0, r4
|
||
80054a6: bf08 it eq
|
||
80054a8: 61a3 streq r3, [r4, #24]
|
||
80054aa: f000 f81f bl 80054ec <__sfp>
|
||
80054ae: 6060 str r0, [r4, #4]
|
||
80054b0: 4620 mov r0, r4
|
||
80054b2: f000 f81b bl 80054ec <__sfp>
|
||
80054b6: 60a0 str r0, [r4, #8]
|
||
80054b8: 4620 mov r0, r4
|
||
80054ba: f000 f817 bl 80054ec <__sfp>
|
||
80054be: 2200 movs r2, #0
|
||
80054c0: 2104 movs r1, #4
|
||
80054c2: 60e0 str r0, [r4, #12]
|
||
80054c4: 6860 ldr r0, [r4, #4]
|
||
80054c6: f7ff ff81 bl 80053cc <std>
|
||
80054ca: 2201 movs r2, #1
|
||
80054cc: 2109 movs r1, #9
|
||
80054ce: 68a0 ldr r0, [r4, #8]
|
||
80054d0: f7ff ff7c bl 80053cc <std>
|
||
80054d4: 2202 movs r2, #2
|
||
80054d6: 2112 movs r1, #18
|
||
80054d8: 68e0 ldr r0, [r4, #12]
|
||
80054da: f7ff ff77 bl 80053cc <std>
|
||
80054de: 2301 movs r3, #1
|
||
80054e0: 61a3 str r3, [r4, #24]
|
||
80054e2: e7d1 b.n 8005488 <__sinit+0xc>
|
||
80054e4: 0800631c .word 0x0800631c
|
||
80054e8: 08005415 .word 0x08005415
|
||
|
||
080054ec <__sfp>:
|
||
80054ec: b5f8 push {r3, r4, r5, r6, r7, lr}
|
||
80054ee: 4607 mov r7, r0
|
||
80054f0: f7ff ffac bl 800544c <__sfp_lock_acquire>
|
||
80054f4: 4b1e ldr r3, [pc, #120] ; (8005570 <__sfp+0x84>)
|
||
80054f6: 681e ldr r6, [r3, #0]
|
||
80054f8: 69b3 ldr r3, [r6, #24]
|
||
80054fa: b913 cbnz r3, 8005502 <__sfp+0x16>
|
||
80054fc: 4630 mov r0, r6
|
||
80054fe: f7ff ffbd bl 800547c <__sinit>
|
||
8005502: 3648 adds r6, #72 ; 0x48
|
||
8005504: e9d6 3401 ldrd r3, r4, [r6, #4]
|
||
8005508: 3b01 subs r3, #1
|
||
800550a: d503 bpl.n 8005514 <__sfp+0x28>
|
||
800550c: 6833 ldr r3, [r6, #0]
|
||
800550e: b30b cbz r3, 8005554 <__sfp+0x68>
|
||
8005510: 6836 ldr r6, [r6, #0]
|
||
8005512: e7f7 b.n 8005504 <__sfp+0x18>
|
||
8005514: f9b4 500c ldrsh.w r5, [r4, #12]
|
||
8005518: b9d5 cbnz r5, 8005550 <__sfp+0x64>
|
||
800551a: 4b16 ldr r3, [pc, #88] ; (8005574 <__sfp+0x88>)
|
||
800551c: f104 0058 add.w r0, r4, #88 ; 0x58
|
||
8005520: 60e3 str r3, [r4, #12]
|
||
8005522: 6665 str r5, [r4, #100] ; 0x64
|
||
8005524: f7ff fc4e bl 8004dc4 <__retarget_lock_init_recursive>
|
||
8005528: f7ff ff96 bl 8005458 <__sfp_lock_release>
|
||
800552c: 2208 movs r2, #8
|
||
800552e: 4629 mov r1, r5
|
||
8005530: e9c4 5501 strd r5, r5, [r4, #4]
|
||
8005534: e9c4 5504 strd r5, r5, [r4, #16]
|
||
8005538: 6025 str r5, [r4, #0]
|
||
800553a: 61a5 str r5, [r4, #24]
|
||
800553c: f104 005c add.w r0, r4, #92 ; 0x5c
|
||
8005540: f7fd fcb8 bl 8002eb4 <memset>
|
||
8005544: e9c4 550d strd r5, r5, [r4, #52] ; 0x34
|
||
8005548: e9c4 5512 strd r5, r5, [r4, #72] ; 0x48
|
||
800554c: 4620 mov r0, r4
|
||
800554e: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
||
8005550: 3468 adds r4, #104 ; 0x68
|
||
8005552: e7d9 b.n 8005508 <__sfp+0x1c>
|
||
8005554: 2104 movs r1, #4
|
||
8005556: 4638 mov r0, r7
|
||
8005558: f7ff ff62 bl 8005420 <__sfmoreglue>
|
||
800555c: 4604 mov r4, r0
|
||
800555e: 6030 str r0, [r6, #0]
|
||
8005560: 2800 cmp r0, #0
|
||
8005562: d1d5 bne.n 8005510 <__sfp+0x24>
|
||
8005564: f7ff ff78 bl 8005458 <__sfp_lock_release>
|
||
8005568: 230c movs r3, #12
|
||
800556a: 603b str r3, [r7, #0]
|
||
800556c: e7ee b.n 800554c <__sfp+0x60>
|
||
800556e: bf00 nop
|
||
8005570: 0800631c .word 0x0800631c
|
||
8005574: ffff0001 .word 0xffff0001
|
||
|
||
08005578 <_fwalk_reent>:
|
||
8005578: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
|
||
800557c: 4606 mov r6, r0
|
||
800557e: 4688 mov r8, r1
|
||
8005580: 2700 movs r7, #0
|
||
8005582: f100 0448 add.w r4, r0, #72 ; 0x48
|
||
8005586: e9d4 9501 ldrd r9, r5, [r4, #4]
|
||
800558a: f1b9 0901 subs.w r9, r9, #1
|
||
800558e: d505 bpl.n 800559c <_fwalk_reent+0x24>
|
||
8005590: 6824 ldr r4, [r4, #0]
|
||
8005592: 2c00 cmp r4, #0
|
||
8005594: d1f7 bne.n 8005586 <_fwalk_reent+0xe>
|
||
8005596: 4638 mov r0, r7
|
||
8005598: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
|
||
800559c: 89ab ldrh r3, [r5, #12]
|
||
800559e: 2b01 cmp r3, #1
|
||
80055a0: d907 bls.n 80055b2 <_fwalk_reent+0x3a>
|
||
80055a2: f9b5 300e ldrsh.w r3, [r5, #14]
|
||
80055a6: 3301 adds r3, #1
|
||
80055a8: d003 beq.n 80055b2 <_fwalk_reent+0x3a>
|
||
80055aa: 4629 mov r1, r5
|
||
80055ac: 4630 mov r0, r6
|
||
80055ae: 47c0 blx r8
|
||
80055b0: 4307 orrs r7, r0
|
||
80055b2: 3568 adds r5, #104 ; 0x68
|
||
80055b4: e7e9 b.n 800558a <_fwalk_reent+0x12>
|
||
|
||
080055b6 <__swhatbuf_r>:
|
||
80055b6: b570 push {r4, r5, r6, lr}
|
||
80055b8: 460e mov r6, r1
|
||
80055ba: f9b1 100e ldrsh.w r1, [r1, #14]
|
||
80055be: 4614 mov r4, r2
|
||
80055c0: 2900 cmp r1, #0
|
||
80055c2: 461d mov r5, r3
|
||
80055c4: b096 sub sp, #88 ; 0x58
|
||
80055c6: da07 bge.n 80055d8 <__swhatbuf_r+0x22>
|
||
80055c8: 2300 movs r3, #0
|
||
80055ca: 602b str r3, [r5, #0]
|
||
80055cc: 89b3 ldrh r3, [r6, #12]
|
||
80055ce: 061a lsls r2, r3, #24
|
||
80055d0: d410 bmi.n 80055f4 <__swhatbuf_r+0x3e>
|
||
80055d2: f44f 6380 mov.w r3, #1024 ; 0x400
|
||
80055d6: e00e b.n 80055f6 <__swhatbuf_r+0x40>
|
||
80055d8: 466a mov r2, sp
|
||
80055da: f000 f8fb bl 80057d4 <_fstat_r>
|
||
80055de: 2800 cmp r0, #0
|
||
80055e0: dbf2 blt.n 80055c8 <__swhatbuf_r+0x12>
|
||
80055e2: 9a01 ldr r2, [sp, #4]
|
||
80055e4: f402 4270 and.w r2, r2, #61440 ; 0xf000
|
||
80055e8: f5a2 5300 sub.w r3, r2, #8192 ; 0x2000
|
||
80055ec: 425a negs r2, r3
|
||
80055ee: 415a adcs r2, r3
|
||
80055f0: 602a str r2, [r5, #0]
|
||
80055f2: e7ee b.n 80055d2 <__swhatbuf_r+0x1c>
|
||
80055f4: 2340 movs r3, #64 ; 0x40
|
||
80055f6: 2000 movs r0, #0
|
||
80055f8: 6023 str r3, [r4, #0]
|
||
80055fa: b016 add sp, #88 ; 0x58
|
||
80055fc: bd70 pop {r4, r5, r6, pc}
|
||
...
|
||
|
||
08005600 <__smakebuf_r>:
|
||
8005600: 898b ldrh r3, [r1, #12]
|
||
8005602: b573 push {r0, r1, r4, r5, r6, lr}
|
||
8005604: 079d lsls r5, r3, #30
|
||
8005606: 4606 mov r6, r0
|
||
8005608: 460c mov r4, r1
|
||
800560a: d507 bpl.n 800561c <__smakebuf_r+0x1c>
|
||
800560c: f104 0347 add.w r3, r4, #71 ; 0x47
|
||
8005610: 6023 str r3, [r4, #0]
|
||
8005612: 6123 str r3, [r4, #16]
|
||
8005614: 2301 movs r3, #1
|
||
8005616: 6163 str r3, [r4, #20]
|
||
8005618: b002 add sp, #8
|
||
800561a: bd70 pop {r4, r5, r6, pc}
|
||
800561c: 466a mov r2, sp
|
||
800561e: ab01 add r3, sp, #4
|
||
8005620: f7ff ffc9 bl 80055b6 <__swhatbuf_r>
|
||
8005624: 9900 ldr r1, [sp, #0]
|
||
8005626: 4605 mov r5, r0
|
||
8005628: 4630 mov r0, r6
|
||
800562a: f7fd fc97 bl 8002f5c <_malloc_r>
|
||
800562e: b948 cbnz r0, 8005644 <__smakebuf_r+0x44>
|
||
8005630: f9b4 300c ldrsh.w r3, [r4, #12]
|
||
8005634: 059a lsls r2, r3, #22
|
||
8005636: d4ef bmi.n 8005618 <__smakebuf_r+0x18>
|
||
8005638: f023 0303 bic.w r3, r3, #3
|
||
800563c: f043 0302 orr.w r3, r3, #2
|
||
8005640: 81a3 strh r3, [r4, #12]
|
||
8005642: e7e3 b.n 800560c <__smakebuf_r+0xc>
|
||
8005644: 4b0d ldr r3, [pc, #52] ; (800567c <__smakebuf_r+0x7c>)
|
||
8005646: 62b3 str r3, [r6, #40] ; 0x28
|
||
8005648: 89a3 ldrh r3, [r4, #12]
|
||
800564a: 6020 str r0, [r4, #0]
|
||
800564c: f043 0380 orr.w r3, r3, #128 ; 0x80
|
||
8005650: 81a3 strh r3, [r4, #12]
|
||
8005652: 9b00 ldr r3, [sp, #0]
|
||
8005654: 6120 str r0, [r4, #16]
|
||
8005656: 6163 str r3, [r4, #20]
|
||
8005658: 9b01 ldr r3, [sp, #4]
|
||
800565a: b15b cbz r3, 8005674 <__smakebuf_r+0x74>
|
||
800565c: 4630 mov r0, r6
|
||
800565e: f9b4 100e ldrsh.w r1, [r4, #14]
|
||
8005662: f000 f8c9 bl 80057f8 <_isatty_r>
|
||
8005666: b128 cbz r0, 8005674 <__smakebuf_r+0x74>
|
||
8005668: 89a3 ldrh r3, [r4, #12]
|
||
800566a: f023 0303 bic.w r3, r3, #3
|
||
800566e: f043 0301 orr.w r3, r3, #1
|
||
8005672: 81a3 strh r3, [r4, #12]
|
||
8005674: 89a0 ldrh r0, [r4, #12]
|
||
8005676: 4305 orrs r5, r0
|
||
8005678: 81a5 strh r5, [r4, #12]
|
||
800567a: e7cd b.n 8005618 <__smakebuf_r+0x18>
|
||
800567c: 08005415 .word 0x08005415
|
||
|
||
08005680 <_raise_r>:
|
||
8005680: 291f cmp r1, #31
|
||
8005682: b538 push {r3, r4, r5, lr}
|
||
8005684: 4604 mov r4, r0
|
||
8005686: 460d mov r5, r1
|
||
8005688: d904 bls.n 8005694 <_raise_r+0x14>
|
||
800568a: 2316 movs r3, #22
|
||
800568c: 6003 str r3, [r0, #0]
|
||
800568e: f04f 30ff mov.w r0, #4294967295 ; 0xffffffff
|
||
8005692: bd38 pop {r3, r4, r5, pc}
|
||
8005694: 6c42 ldr r2, [r0, #68] ; 0x44
|
||
8005696: b112 cbz r2, 800569e <_raise_r+0x1e>
|
||
8005698: f852 3021 ldr.w r3, [r2, r1, lsl #2]
|
||
800569c: b94b cbnz r3, 80056b2 <_raise_r+0x32>
|
||
800569e: 4620 mov r0, r4
|
||
80056a0: f000 f830 bl 8005704 <_getpid_r>
|
||
80056a4: 462a mov r2, r5
|
||
80056a6: 4601 mov r1, r0
|
||
80056a8: 4620 mov r0, r4
|
||
80056aa: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
|
||
80056ae: f000 b817 b.w 80056e0 <_kill_r>
|
||
80056b2: 2b01 cmp r3, #1
|
||
80056b4: d00a beq.n 80056cc <_raise_r+0x4c>
|
||
80056b6: 1c59 adds r1, r3, #1
|
||
80056b8: d103 bne.n 80056c2 <_raise_r+0x42>
|
||
80056ba: 2316 movs r3, #22
|
||
80056bc: 6003 str r3, [r0, #0]
|
||
80056be: 2001 movs r0, #1
|
||
80056c0: e7e7 b.n 8005692 <_raise_r+0x12>
|
||
80056c2: 2400 movs r4, #0
|
||
80056c4: 4628 mov r0, r5
|
||
80056c6: f842 4025 str.w r4, [r2, r5, lsl #2]
|
||
80056ca: 4798 blx r3
|
||
80056cc: 2000 movs r0, #0
|
||
80056ce: e7e0 b.n 8005692 <_raise_r+0x12>
|
||
|
||
080056d0 <raise>:
|
||
80056d0: 4b02 ldr r3, [pc, #8] ; (80056dc <raise+0xc>)
|
||
80056d2: 4601 mov r1, r0
|
||
80056d4: 6818 ldr r0, [r3, #0]
|
||
80056d6: f7ff bfd3 b.w 8005680 <_raise_r>
|
||
80056da: bf00 nop
|
||
80056dc: 2000000c .word 0x2000000c
|
||
|
||
080056e0 <_kill_r>:
|
||
80056e0: b538 push {r3, r4, r5, lr}
|
||
80056e2: 2300 movs r3, #0
|
||
80056e4: 4d06 ldr r5, [pc, #24] ; (8005700 <_kill_r+0x20>)
|
||
80056e6: 4604 mov r4, r0
|
||
80056e8: 4608 mov r0, r1
|
||
80056ea: 4611 mov r1, r2
|
||
80056ec: 602b str r3, [r5, #0]
|
||
80056ee: f7fb fc07 bl 8000f00 <_kill>
|
||
80056f2: 1c43 adds r3, r0, #1
|
||
80056f4: d102 bne.n 80056fc <_kill_r+0x1c>
|
||
80056f6: 682b ldr r3, [r5, #0]
|
||
80056f8: b103 cbz r3, 80056fc <_kill_r+0x1c>
|
||
80056fa: 6023 str r3, [r4, #0]
|
||
80056fc: bd38 pop {r3, r4, r5, pc}
|
||
80056fe: bf00 nop
|
||
8005700: 20000260 .word 0x20000260
|
||
|
||
08005704 <_getpid_r>:
|
||
8005704: f7fb bbf5 b.w 8000ef2 <_getpid>
|
||
|
||
08005708 <__sread>:
|
||
8005708: b510 push {r4, lr}
|
||
800570a: 460c mov r4, r1
|
||
800570c: f9b1 100e ldrsh.w r1, [r1, #14]
|
||
8005710: f000 f894 bl 800583c <_read_r>
|
||
8005714: 2800 cmp r0, #0
|
||
8005716: bfab itete ge
|
||
8005718: 6d63 ldrge r3, [r4, #84] ; 0x54
|
||
800571a: 89a3 ldrhlt r3, [r4, #12]
|
||
800571c: 181b addge r3, r3, r0
|
||
800571e: f423 5380 biclt.w r3, r3, #4096 ; 0x1000
|
||
8005722: bfac ite ge
|
||
8005724: 6563 strge r3, [r4, #84] ; 0x54
|
||
8005726: 81a3 strhlt r3, [r4, #12]
|
||
8005728: bd10 pop {r4, pc}
|
||
|
||
0800572a <__swrite>:
|
||
800572a: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
|
||
800572e: 461f mov r7, r3
|
||
8005730: 898b ldrh r3, [r1, #12]
|
||
8005732: 4605 mov r5, r0
|
||
8005734: 05db lsls r3, r3, #23
|
||
8005736: 460c mov r4, r1
|
||
8005738: 4616 mov r6, r2
|
||
800573a: d505 bpl.n 8005748 <__swrite+0x1e>
|
||
800573c: 2302 movs r3, #2
|
||
800573e: 2200 movs r2, #0
|
||
8005740: f9b1 100e ldrsh.w r1, [r1, #14]
|
||
8005744: f000 f868 bl 8005818 <_lseek_r>
|
||
8005748: 89a3 ldrh r3, [r4, #12]
|
||
800574a: 4632 mov r2, r6
|
||
800574c: f423 5380 bic.w r3, r3, #4096 ; 0x1000
|
||
8005750: 81a3 strh r3, [r4, #12]
|
||
8005752: 4628 mov r0, r5
|
||
8005754: 463b mov r3, r7
|
||
8005756: f9b4 100e ldrsh.w r1, [r4, #14]
|
||
800575a: e8bd 41f0 ldmia.w sp!, {r4, r5, r6, r7, r8, lr}
|
||
800575e: f000 b817 b.w 8005790 <_write_r>
|
||
|
||
08005762 <__sseek>:
|
||
8005762: b510 push {r4, lr}
|
||
8005764: 460c mov r4, r1
|
||
8005766: f9b1 100e ldrsh.w r1, [r1, #14]
|
||
800576a: f000 f855 bl 8005818 <_lseek_r>
|
||
800576e: 1c43 adds r3, r0, #1
|
||
8005770: 89a3 ldrh r3, [r4, #12]
|
||
8005772: bf15 itete ne
|
||
8005774: 6560 strne r0, [r4, #84] ; 0x54
|
||
8005776: f423 5380 biceq.w r3, r3, #4096 ; 0x1000
|
||
800577a: f443 5380 orrne.w r3, r3, #4096 ; 0x1000
|
||
800577e: 81a3 strheq r3, [r4, #12]
|
||
8005780: bf18 it ne
|
||
8005782: 81a3 strhne r3, [r4, #12]
|
||
8005784: bd10 pop {r4, pc}
|
||
|
||
08005786 <__sclose>:
|
||
8005786: f9b1 100e ldrsh.w r1, [r1, #14]
|
||
800578a: f000 b813 b.w 80057b4 <_close_r>
|
||
...
|
||
|
||
08005790 <_write_r>:
|
||
8005790: b538 push {r3, r4, r5, lr}
|
||
8005792: 4604 mov r4, r0
|
||
8005794: 4608 mov r0, r1
|
||
8005796: 4611 mov r1, r2
|
||
8005798: 2200 movs r2, #0
|
||
800579a: 4d05 ldr r5, [pc, #20] ; (80057b0 <_write_r+0x20>)
|
||
800579c: 602a str r2, [r5, #0]
|
||
800579e: 461a mov r2, r3
|
||
80057a0: f7fb fbe5 bl 8000f6e <_write>
|
||
80057a4: 1c43 adds r3, r0, #1
|
||
80057a6: d102 bne.n 80057ae <_write_r+0x1e>
|
||
80057a8: 682b ldr r3, [r5, #0]
|
||
80057aa: b103 cbz r3, 80057ae <_write_r+0x1e>
|
||
80057ac: 6023 str r3, [r4, #0]
|
||
80057ae: bd38 pop {r3, r4, r5, pc}
|
||
80057b0: 20000260 .word 0x20000260
|
||
|
||
080057b4 <_close_r>:
|
||
80057b4: b538 push {r3, r4, r5, lr}
|
||
80057b6: 2300 movs r3, #0
|
||
80057b8: 4d05 ldr r5, [pc, #20] ; (80057d0 <_close_r+0x1c>)
|
||
80057ba: 4604 mov r4, r0
|
||
80057bc: 4608 mov r0, r1
|
||
80057be: 602b str r3, [r5, #0]
|
||
80057c0: f7fb fbf1 bl 8000fa6 <_close>
|
||
80057c4: 1c43 adds r3, r0, #1
|
||
80057c6: d102 bne.n 80057ce <_close_r+0x1a>
|
||
80057c8: 682b ldr r3, [r5, #0]
|
||
80057ca: b103 cbz r3, 80057ce <_close_r+0x1a>
|
||
80057cc: 6023 str r3, [r4, #0]
|
||
80057ce: bd38 pop {r3, r4, r5, pc}
|
||
80057d0: 20000260 .word 0x20000260
|
||
|
||
080057d4 <_fstat_r>:
|
||
80057d4: b538 push {r3, r4, r5, lr}
|
||
80057d6: 2300 movs r3, #0
|
||
80057d8: 4d06 ldr r5, [pc, #24] ; (80057f4 <_fstat_r+0x20>)
|
||
80057da: 4604 mov r4, r0
|
||
80057dc: 4608 mov r0, r1
|
||
80057de: 4611 mov r1, r2
|
||
80057e0: 602b str r3, [r5, #0]
|
||
80057e2: f7fb fbeb bl 8000fbc <_fstat>
|
||
80057e6: 1c43 adds r3, r0, #1
|
||
80057e8: d102 bne.n 80057f0 <_fstat_r+0x1c>
|
||
80057ea: 682b ldr r3, [r5, #0]
|
||
80057ec: b103 cbz r3, 80057f0 <_fstat_r+0x1c>
|
||
80057ee: 6023 str r3, [r4, #0]
|
||
80057f0: bd38 pop {r3, r4, r5, pc}
|
||
80057f2: bf00 nop
|
||
80057f4: 20000260 .word 0x20000260
|
||
|
||
080057f8 <_isatty_r>:
|
||
80057f8: b538 push {r3, r4, r5, lr}
|
||
80057fa: 2300 movs r3, #0
|
||
80057fc: 4d05 ldr r5, [pc, #20] ; (8005814 <_isatty_r+0x1c>)
|
||
80057fe: 4604 mov r4, r0
|
||
8005800: 4608 mov r0, r1
|
||
8005802: 602b str r3, [r5, #0]
|
||
8005804: f7fb fbe9 bl 8000fda <_isatty>
|
||
8005808: 1c43 adds r3, r0, #1
|
||
800580a: d102 bne.n 8005812 <_isatty_r+0x1a>
|
||
800580c: 682b ldr r3, [r5, #0]
|
||
800580e: b103 cbz r3, 8005812 <_isatty_r+0x1a>
|
||
8005810: 6023 str r3, [r4, #0]
|
||
8005812: bd38 pop {r3, r4, r5, pc}
|
||
8005814: 20000260 .word 0x20000260
|
||
|
||
08005818 <_lseek_r>:
|
||
8005818: b538 push {r3, r4, r5, lr}
|
||
800581a: 4604 mov r4, r0
|
||
800581c: 4608 mov r0, r1
|
||
800581e: 4611 mov r1, r2
|
||
8005820: 2200 movs r2, #0
|
||
8005822: 4d05 ldr r5, [pc, #20] ; (8005838 <_lseek_r+0x20>)
|
||
8005824: 602a str r2, [r5, #0]
|
||
8005826: 461a mov r2, r3
|
||
8005828: f7fb fbe1 bl 8000fee <_lseek>
|
||
800582c: 1c43 adds r3, r0, #1
|
||
800582e: d102 bne.n 8005836 <_lseek_r+0x1e>
|
||
8005830: 682b ldr r3, [r5, #0]
|
||
8005832: b103 cbz r3, 8005836 <_lseek_r+0x1e>
|
||
8005834: 6023 str r3, [r4, #0]
|
||
8005836: bd38 pop {r3, r4, r5, pc}
|
||
8005838: 20000260 .word 0x20000260
|
||
|
||
0800583c <_read_r>:
|
||
800583c: b538 push {r3, r4, r5, lr}
|
||
800583e: 4604 mov r4, r0
|
||
8005840: 4608 mov r0, r1
|
||
8005842: 4611 mov r1, r2
|
||
8005844: 2200 movs r2, #0
|
||
8005846: 4d05 ldr r5, [pc, #20] ; (800585c <_read_r+0x20>)
|
||
8005848: 602a str r2, [r5, #0]
|
||
800584a: 461a mov r2, r3
|
||
800584c: f7fb fb72 bl 8000f34 <_read>
|
||
8005850: 1c43 adds r3, r0, #1
|
||
8005852: d102 bne.n 800585a <_read_r+0x1e>
|
||
8005854: 682b ldr r3, [r5, #0]
|
||
8005856: b103 cbz r3, 800585a <_read_r+0x1e>
|
||
8005858: 6023 str r3, [r4, #0]
|
||
800585a: bd38 pop {r3, r4, r5, pc}
|
||
800585c: 20000260 .word 0x20000260
|
||
|
||
08005860 <_init>:
|
||
8005860: b5f8 push {r3, r4, r5, r6, r7, lr}
|
||
8005862: bf00 nop
|
||
8005864: bcf8 pop {r3, r4, r5, r6, r7}
|
||
8005866: bc08 pop {r3}
|
||
8005868: 469e mov lr, r3
|
||
800586a: 4770 bx lr
|
||
|
||
0800586c <_fini>:
|
||
800586c: b5f8 push {r3, r4, r5, r6, r7, lr}
|
||
800586e: bf00 nop
|
||
8005870: bcf8 pop {r3, r4, r5, r6, r7}
|
||
8005872: bc08 pop {r3}
|
||
8005874: 469e mov lr, r3
|
||
8005876: 4770 bx lr
|